Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec  4 22:17:23 2023
| Host         : YusuxYT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    69          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (13)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.992        0.000                      0                79200        0.049        0.000                      0                79200        3.000        0.000                       0                 27817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.727        0.000                      0                  191        0.119        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          37.077        0.000                      0                   20        0.276        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          10.587        0.000                      0                55893        0.049        0.000                      0                55893       49.500        0.000                       0                 27701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         7.360        0.000                      0                   17        0.102        0.000                      0                   17  
sys_clk_pin   clkout3             3.992        0.000                      0                   32        0.351        0.000                      0                   32  
clkout2       clkout3            16.781        0.000                      0                    2        0.253        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.993        0.000                      0                23080        0.244        0.000                      0                23080  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.828ns (21.864%)  route 2.959ns (78.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.798     5.401    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y181        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y181        FDRE (Prop_fdre_C_Q)         0.456     5.857 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.680     6.537    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X29Y181        LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.633     7.294    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.418 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.829     8.247    uart_tx_ctrl/eqOp__12
    SLICE_X33Y180        LUT3 (Prop_lut3_I2_O)        0.124     8.371 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.817     9.188    uart_tx_ctrl/bitTmr
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.672    15.094    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X28Y182        FDRE (Setup_fdre_C_R)       -0.429    14.914    uart_tx_ctrl/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.828ns (21.864%)  route 2.959ns (78.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.798     5.401    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y181        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y181        FDRE (Prop_fdre_C_Q)         0.456     5.857 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.680     6.537    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X29Y181        LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.633     7.294    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.418 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.829     8.247    uart_tx_ctrl/eqOp__12
    SLICE_X33Y180        LUT3 (Prop_lut3_I2_O)        0.124     8.371 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.817     9.188    uart_tx_ctrl/bitTmr
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.672    15.094    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X28Y182        FDRE (Setup_fdre_C_R)       -0.429    14.914    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.828ns (21.864%)  route 2.959ns (78.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.798     5.401    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y181        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y181        FDRE (Prop_fdre_C_Q)         0.456     5.857 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.680     6.537    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X29Y181        LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.633     7.294    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.418 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.829     8.247    uart_tx_ctrl/eqOp__12
    SLICE_X33Y180        LUT3 (Prop_lut3_I2_O)        0.124     8.371 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.817     9.188    uart_tx_ctrl/bitTmr
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.672    15.094    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X28Y182        FDRE (Setup_fdre_C_R)       -0.429    14.914    uart_tx_ctrl/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.828ns (21.864%)  route 2.959ns (78.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.798     5.401    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y181        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y181        FDRE (Prop_fdre_C_Q)         0.456     5.857 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.680     6.537    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X29Y181        LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.633     7.294    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.418 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.829     8.247    uart_tx_ctrl/eqOp__12
    SLICE_X33Y180        LUT3 (Prop_lut3_I2_O)        0.124     8.371 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.817     9.188    uart_tx_ctrl/bitTmr
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.672    15.094    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y182        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X28Y182        FDRE (Setup_fdre_C_R)       -0.429    14.914    uart_tx_ctrl/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.924%)  route 2.949ns (78.076%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.798     5.401    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y181        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y181        FDRE (Prop_fdre_C_Q)         0.456     5.857 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.680     6.537    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X29Y181        LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.633     7.294    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.418 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.829     8.247    uart_tx_ctrl/eqOp__12
    SLICE_X33Y180        LUT3 (Prop_lut3_I2_O)        0.124     8.371 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.807     9.177    uart_tx_ctrl/bitTmr
    SLICE_X28Y183        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.673    15.095    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y183        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.284    15.380    
                         clock uncertainty           -0.035    15.344    
    SLICE_X28Y183        FDRE (Setup_fdre_C_R)       -0.429    14.915    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.924%)  route 2.949ns (78.076%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.798     5.401    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y181        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y181        FDRE (Prop_fdre_C_Q)         0.456     5.857 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.680     6.537    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X29Y181        LUT4 (Prop_lut4_I1_O)        0.124     6.661 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.633     7.294    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X29Y180        LUT6 (Prop_lut6_I0_O)        0.124     7.418 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.829     8.247    uart_tx_ctrl/eqOp__12
    SLICE_X33Y180        LUT3 (Prop_lut3_I2_O)        0.124     8.371 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.807     9.177    uart_tx_ctrl/bitTmr
    SLICE_X28Y183        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.673    15.095    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y183        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.284    15.380    
                         clock uncertainty           -0.035    15.344    
    SLICE_X28Y183        FDRE (Setup_fdre_C_R)       -0.429    14.915    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.704ns (19.470%)  route 2.912ns (80.530%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[3]/Q
                         net (fo=2, routed)           0.841     6.525    CLK_GEN/led_counter[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.020     7.669    CLK_GEN/led_counter[31]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.793 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.050     8.843    CLK_GEN/led_clk_0
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.704ns (19.470%)  route 2.912ns (80.530%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[3]/Q
                         net (fo=2, routed)           0.841     6.525    CLK_GEN/led_counter[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.020     7.669    CLK_GEN/led_counter[31]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.793 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.050     8.843    CLK_GEN/led_clk_0
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.704ns (19.470%)  route 2.912ns (80.530%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[3]/Q
                         net (fo=2, routed)           0.841     6.525    CLK_GEN/led_counter[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.020     7.669    CLK_GEN/led_counter[31]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.793 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.050     8.843    CLK_GEN/led_clk_0
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.704ns (19.470%)  route 2.912ns (80.530%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.228    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  CLK_GEN/led_counter_reg[3]/Q
                         net (fo=2, routed)           0.841     6.525    CLK_GEN/led_counter[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  CLK_GEN/led_counter[31]_i_3/O
                         net (fo=1, routed)           1.020     7.669    CLK_GEN/led_counter[31]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.793 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.050     8.843    CLK_GEN/led_clk_0
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.973    CLK_GEN/led_counter0_carry__5_n_7
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.984    CLK_GEN/led_counter0_carry__5_n_5
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  CLK_GEN/led_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.009    CLK_GEN/led_counter0_carry__5_n_6
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.009    CLK_GEN/led_counter0_carry__5_n_4
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.958    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  CLK_GEN/led_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.012    CLK_GEN/led_counter0_carry__6_n_7
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.958    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  CLK_GEN/led_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.023    CLK_GEN/led_counter0_carry__6_n_5
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.958    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  CLK_GEN/led_counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.048    CLK_GEN/led_counter0_carry__6_n_6
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_clk_reg/Q
                         net (fo=2, routed)           0.168     1.794    CLK_GEN/led_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  CLK_GEN/led_clk_i_1/O
                         net (fo=1, routed)           0.000     1.839    CLK_GEN/led_clk_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  CLK_GEN/led_clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.575    CLK_GEN/led_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.638     1.558    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y177        FDRE                                         r  uart_tx_ctrl/bitIndex_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y177        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  uart_tx_ctrl/bitIndex_reg[6]/Q
                         net (fo=2, routed)           0.133     1.831    uart_tx_ctrl/bitIndex_reg[6]
    SLICE_X32Y177        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.942 r  uart_tx_ctrl/bitIndex_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.942    uart_tx_ctrl/bitIndex_reg[4]_i_1_n_5
    SLICE_X32Y177        FDRE                                         r  uart_tx_ctrl/bitIndex_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y177        FDRE                                         r  uart_tx_ctrl/bitIndex_reg[6]/C
                         clock pessimism             -0.516     1.558    
    SLICE_X32Y177        FDRE (Hold_fdre_C_D)         0.105     1.663    uart_tx_ctrl/bitIndex_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  CLK_GEN/led_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.869    CLK_GEN/led_counter0_carry__4_n_5
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y95     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y97     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y97     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y97     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y95     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y95     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y95     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y95     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       37.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.077ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.518ns (19.374%)  route 2.156ns (80.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 45.021 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          2.156     7.906    BTN_SCAN/p_0_in
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.595    45.021    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.259    45.280    
                         clock uncertainty           -0.091    45.189    
    SLICE_X0Y83          FDRE (Setup_fdre_C_CE)      -0.205    44.984    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.984    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 37.077    

Slack (MET) :             37.121ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.615ns (56.256%)  route 1.256ns (43.744%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.104    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.276    45.207    
                         clock uncertainty           -0.091    45.116    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.109    45.225    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.225    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 37.121    

Slack (MET) :             37.129ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 1.607ns (56.134%)  route 1.256ns (43.866%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.096 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.096    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.276    45.207    
                         clock uncertainty           -0.091    45.116    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.109    45.225    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.225    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 37.129    

Slack (MET) :             37.134ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.628ns (56.453%)  route 1.256ns (43.547%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.117 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.117    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.506    44.932    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.301    45.233    
                         clock uncertainty           -0.091    45.142    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)        0.109    45.251    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.251    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 37.134    

Slack (MET) :             37.181ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 1.566ns (55.497%)  route 1.256ns (44.504%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 44.932 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.898    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.055 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.055    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.506    44.932    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.301    45.233    
                         clock uncertainty           -0.091    45.142    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)        0.094    45.236    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.236    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 37.181    

Slack (MET) :             37.205ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.531ns (54.938%)  route 1.256ns (45.062%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.020 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.020    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.276    45.207    
                         clock uncertainty           -0.091    45.116    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.109    45.225    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.225    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                 37.205    

Slack (MET) :             37.225ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 1.511ns (54.612%)  route 1.256ns (45.388%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.781    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.000 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.000    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.276    45.207    
                         clock uncertainty           -0.091    45.116    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.109    45.225    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.225    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                 37.225    

Slack (MET) :             37.238ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.498ns (54.398%)  route 1.256ns (45.602%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.987 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.987    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.276    45.207    
                         clock uncertainty           -0.091    45.116    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.109    45.225    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.225    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                 37.238    

Slack (MET) :             37.246ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.490ns (54.265%)  route 1.256ns (45.735%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.256     7.007    BTN_SCAN/p_0_in
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  BTN_SCAN/clk_count[4]_i_4/O
                         net (fo=1, routed)           0.000     7.131    BTN_SCAN/clk_count[4]_i_4_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.664 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.979 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.979    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.276    45.207    
                         clock uncertainty           -0.091    45.116    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.109    45.225    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.225    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 37.246    

Slack (MET) :             37.298ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.642ns (25.007%)  route 1.925ns (74.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.628     5.233    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.166     6.917    BTN_SCAN/p_0_in
    SLICE_X45Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.041 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.759     7.800    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)       -0.016    45.098    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         45.098    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                 37.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.560     1.481    BTN_SCAN/clk_disp
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.782    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.827    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.997    BTN_SCAN/clk_disp
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.134     1.615    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.560     1.481    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.137     1.782    BTN_SCAN/clk_count_reg_n_0_[15]
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.827    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.997    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.134     1.615    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.781    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.826    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.890 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.828     1.995    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.134     1.614    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.560     1.481    BTN_SCAN/clk_disp
    SLICE_X46Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.137     1.782    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.827    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X46Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.829     1.996    BTN_SCAN/clk_disp
    SLICE_X46Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X46Y84         FDRE (Hold_fdre_C_D)         0.134     1.615    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.561     1.482    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.163     1.809    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.854    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.831     1.998    BTN_SCAN/clk_disp
    SLICE_X46Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.134     1.616    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.644 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.163     1.807    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.852 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.852    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.828     1.995    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.134     1.614    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.560     1.481    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.163     1.808    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.853    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.997    BTN_SCAN/clk_disp
    SLICE_X46Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.134     1.615    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.560     1.481    BTN_SCAN/clk_disp
    SLICE_X46Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.163     1.808    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X46Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.853    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X46Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.829     1.996    BTN_SCAN/clk_disp
    SLICE_X46Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X46Y84         FDRE (Hold_fdre_C_D)         0.134     1.615    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.560     1.481    BTN_SCAN/clk_disp
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.163     1.808    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.853    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.830     1.997    BTN_SCAN/clk_disp
    SLICE_X46Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.134     1.615    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.302ns (64.932%)  route 0.163ns (35.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.163     1.807    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.043     1.850 r  BTN_SCAN/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.850    BTN_SCAN/clk_count[0]_i_2_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.945 r  BTN_SCAN/clk_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    BTN_SCAN/clk_count_reg[0]_i_1_n_6
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.828     1.995    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/clk_count_reg[1]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.134     1.614    BTN_SCAN/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y83     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y85     BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y85     BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y86     BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y86     BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y86     BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y86     BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y87     BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y83     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y83     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y83     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y83     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y85     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       10.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.587ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[61][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.748ns  (logic 7.132ns (20.525%)  route 27.616ns (79.475%))
  Logic Levels:           33  (CARRY4=4 LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 105.086 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.531    91.525    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X20Y167        LUT2 (Prop_lut2_I1_O)        0.374    91.899 r  UART_BUFF/buffer[237][7]_i_4/O
                         net (fo=2, routed)           1.138    93.037    UART_BUFF/buffer[237][7]_i_4_n_0
    SLICE_X47Y167        LUT6 (Prop_lut6_I0_O)        0.326    93.363 r  UART_BUFF/buffer[61][7]_i_1/O
                         net (fo=5, routed)           0.686    94.049    UART_BUFF/buffer[61][7]_i_1_n_0
    SLICE_X50Y169        FDRE                                         r  UART_BUFF/buffer_reg[61][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.661   105.086    UART_BUFF/clk_cpu
    SLICE_X50Y169        FDRE                                         r  UART_BUFF/buffer_reg[61][5]/C
                         clock pessimism              0.179   105.265    
                         clock uncertainty           -0.106   105.159    
    SLICE_X50Y169        FDRE (Setup_fdre_C_R)       -0.524   104.635    UART_BUFF/buffer_reg[61][5]
  -------------------------------------------------------------------
                         required time                        104.635    
                         arrival time                         -94.049    
  -------------------------------------------------------------------
                         slack                                 10.587    

Slack (MET) :             10.732ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[61][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.606ns  (logic 7.132ns (20.609%)  route 27.474ns (79.391%))
  Logic Levels:           33  (CARRY4=4 LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 105.089 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.531    91.525    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X20Y167        LUT2 (Prop_lut2_I1_O)        0.374    91.899 r  UART_BUFF/buffer[237][7]_i_4/O
                         net (fo=2, routed)           1.138    93.037    UART_BUFF/buffer[237][7]_i_4_n_0
    SLICE_X47Y167        LUT6 (Prop_lut6_I0_O)        0.326    93.363 r  UART_BUFF/buffer[61][7]_i_1/O
                         net (fo=5, routed)           0.544    93.907    UART_BUFF/buffer[61][7]_i_1_n_0
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.664   105.089    UART_BUFF/clk_cpu
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][1]/C
                         clock pessimism              0.179   105.268    
                         clock uncertainty           -0.106   105.162    
    SLICE_X50Y167        FDRE (Setup_fdre_C_R)       -0.524   104.638    UART_BUFF/buffer_reg[61][1]
  -------------------------------------------------------------------
                         required time                        104.638    
                         arrival time                         -93.907    
  -------------------------------------------------------------------
                         slack                                 10.732    

Slack (MET) :             10.732ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[61][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.606ns  (logic 7.132ns (20.609%)  route 27.474ns (79.391%))
  Logic Levels:           33  (CARRY4=4 LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 105.089 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.531    91.525    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X20Y167        LUT2 (Prop_lut2_I1_O)        0.374    91.899 r  UART_BUFF/buffer[237][7]_i_4/O
                         net (fo=2, routed)           1.138    93.037    UART_BUFF/buffer[237][7]_i_4_n_0
    SLICE_X47Y167        LUT6 (Prop_lut6_I0_O)        0.326    93.363 r  UART_BUFF/buffer[61][7]_i_1/O
                         net (fo=5, routed)           0.544    93.907    UART_BUFF/buffer[61][7]_i_1_n_0
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.664   105.089    UART_BUFF/clk_cpu
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][4]/C
                         clock pessimism              0.179   105.268    
                         clock uncertainty           -0.106   105.162    
    SLICE_X50Y167        FDRE (Setup_fdre_C_R)       -0.524   104.638    UART_BUFF/buffer_reg[61][4]
  -------------------------------------------------------------------
                         required time                        104.638    
                         arrival time                         -93.907    
  -------------------------------------------------------------------
                         slack                                 10.732    

Slack (MET) :             10.732ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[61][6]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.606ns  (logic 7.132ns (20.609%)  route 27.474ns (79.391%))
  Logic Levels:           33  (CARRY4=4 LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 105.089 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.531    91.525    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X20Y167        LUT2 (Prop_lut2_I1_O)        0.374    91.899 r  UART_BUFF/buffer[237][7]_i_4/O
                         net (fo=2, routed)           1.138    93.037    UART_BUFF/buffer[237][7]_i_4_n_0
    SLICE_X47Y167        LUT6 (Prop_lut6_I0_O)        0.326    93.363 r  UART_BUFF/buffer[61][7]_i_1/O
                         net (fo=5, routed)           0.544    93.907    UART_BUFF/buffer[61][7]_i_1_n_0
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.664   105.089    UART_BUFF/clk_cpu
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][6]/C
                         clock pessimism              0.179   105.268    
                         clock uncertainty           -0.106   105.162    
    SLICE_X50Y167        FDRE (Setup_fdre_C_R)       -0.524   104.638    UART_BUFF/buffer_reg[61][6]
  -------------------------------------------------------------------
                         required time                        104.638    
                         arrival time                         -93.907    
  -------------------------------------------------------------------
                         slack                                 10.732    

Slack (MET) :             10.732ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[61][7]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.606ns  (logic 7.132ns (20.609%)  route 27.474ns (79.391%))
  Logic Levels:           33  (CARRY4=4 LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 105.089 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.531    91.525    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X20Y167        LUT2 (Prop_lut2_I1_O)        0.374    91.899 r  UART_BUFF/buffer[237][7]_i_4/O
                         net (fo=2, routed)           1.138    93.037    UART_BUFF/buffer[237][7]_i_4_n_0
    SLICE_X47Y167        LUT6 (Prop_lut6_I0_O)        0.326    93.363 r  UART_BUFF/buffer[61][7]_i_1/O
                         net (fo=5, routed)           0.544    93.907    UART_BUFF/buffer[61][7]_i_1_n_0
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.664   105.089    UART_BUFF/clk_cpu
    SLICE_X50Y167        FDRE                                         r  UART_BUFF/buffer_reg[61][7]/C
                         clock pessimism              0.179   105.268    
                         clock uncertainty           -0.106   105.162    
    SLICE_X50Y167        FDRE (Setup_fdre_C_R)       -0.524   104.638    UART_BUFF/buffer_reg[61][7]
  -------------------------------------------------------------------
                         required time                        104.638    
                         arrival time                         -93.907    
  -------------------------------------------------------------------
                         slack                                 10.732    

Slack (MET) :             10.853ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[10][6]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.472ns  (logic 7.100ns (20.597%)  route 27.372ns (79.404%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 105.076 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.459    91.453    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X31Y174        LUT5 (Prop_lut5_I4_O)        0.342    91.795 r  UART_BUFF/buffer[142][3]_i_3/O
                         net (fo=11, routed)          0.898    92.693    UART_BUFF/buffer[142][3]_i_3_n_0
    SLICE_X53Y174        LUT6 (Prop_lut6_I5_O)        0.326    93.019 r  UART_BUFF/buffer[10][7]_i_1/O
                         net (fo=5, routed)           0.753    93.772    UART_BUFF/buffer[10][7]_i_1_n_0
    SLICE_X54Y177        FDRE                                         r  UART_BUFF/buffer_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.651   105.076    UART_BUFF/clk_cpu
    SLICE_X54Y177        FDRE                                         r  UART_BUFF/buffer_reg[10][6]/C
                         clock pessimism              0.179   105.255    
                         clock uncertainty           -0.106   105.149    
    SLICE_X54Y177        FDRE (Setup_fdre_C_R)       -0.524   104.625    UART_BUFF/buffer_reg[10][6]
  -------------------------------------------------------------------
                         required time                        104.625    
                         arrival time                         -93.772    
  -------------------------------------------------------------------
                         slack                                 10.853    

Slack (MET) :             10.927ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[90][5]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.212ns  (logic 6.933ns (20.265%)  route 27.279ns (79.735%))
  Logic Levels:           33  (CARRY4=4 LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 105.093 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.124    91.118    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X29Y168        LUT6 (Prop_lut6_I3_O)        0.348    91.466 r  UART_BUFF/buffer[90][3]_i_2/O
                         net (fo=4, routed)           1.054    92.520    UART_BUFF/buffer[90][3]_i_2_n_0
    SLICE_X41Y163        LUT2 (Prop_lut2_I0_O)        0.153    92.673 r  UART_BUFF/buffer[90][7]_i_1/O
                         net (fo=5, routed)           0.839    93.512    UART_BUFF/buffer[90][7]_i_1_n_0
    SLICE_X46Y165        FDRE                                         r  UART_BUFF/buffer_reg[90][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.668   105.093    UART_BUFF/clk_cpu
    SLICE_X46Y165        FDRE                                         r  UART_BUFF/buffer_reg[90][5]/C
                         clock pessimism              0.179   105.272    
                         clock uncertainty           -0.106   105.166    
    SLICE_X46Y165        FDRE (Setup_fdre_C_R)       -0.727   104.439    UART_BUFF/buffer_reg[90][5]
  -------------------------------------------------------------------
                         required time                        104.439    
                         arrival time                         -93.512    
  -------------------------------------------------------------------
                         slack                                 10.927    

Slack (MET) :             10.964ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[10][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.458ns  (logic 7.100ns (20.605%)  route 27.358ns (79.395%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 105.078 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.117    89.994 f  DEBUG_CTRL/tail[6]_rep__0_i_2/O
                         net (fo=98, routed)          1.459    91.453    UART_BUFF/tail_reg[6]_rep__0_0
    SLICE_X31Y174        LUT5 (Prop_lut5_I4_O)        0.342    91.795 r  UART_BUFF/buffer[142][3]_i_3/O
                         net (fo=11, routed)          0.898    92.693    UART_BUFF/buffer[142][3]_i_3_n_0
    SLICE_X53Y174        LUT6 (Prop_lut6_I5_O)        0.326    93.019 r  UART_BUFF/buffer[10][7]_i_1/O
                         net (fo=5, routed)           0.739    93.759    UART_BUFF/buffer[10][7]_i_1_n_0
    SLICE_X53Y178        FDRE                                         r  UART_BUFF/buffer_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.653   105.078    UART_BUFF/clk_cpu
    SLICE_X53Y178        FDRE                                         r  UART_BUFF/buffer_reg[10][1]/C
                         clock pessimism              0.179   105.257    
                         clock uncertainty           -0.106   105.151    
    SLICE_X53Y178        FDRE (Setup_fdre_C_R)       -0.429   104.722    UART_BUFF/buffer_reg[10][1]
  -------------------------------------------------------------------
                         required time                        104.722    
                         arrival time                         -93.758    
  -------------------------------------------------------------------
                         slack                                 10.964    

Slack (MET) :             10.996ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[234][1]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.349ns  (logic 6.883ns (20.038%)  route 27.467ns (79.962%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 105.096 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.124    90.001 f  DEBUG_CTRL/tail[6]_i_2/O
                         net (fo=98, routed)          1.478    91.479    UART_BUFF/buffer_reg[226][1]_0
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.118    91.597 f  UART_BUFF/buffer[234][7]_i_3/O
                         net (fo=3, routed)           1.074    92.671    UART_BUFF/buffer[234][7]_i_3_n_0
    SLICE_X41Y166        LUT6 (Prop_lut6_I4_O)        0.326    92.997 r  UART_BUFF/buffer[234][7]_i_1/O
                         net (fo=5, routed)           0.653    93.650    UART_BUFF/buffer[234][7]_i_1_n_0
    SLICE_X42Y164        FDRE                                         r  UART_BUFF/buffer_reg[234][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.671   105.096    UART_BUFF/clk_cpu
    SLICE_X42Y164        FDRE                                         r  UART_BUFF/buffer_reg[234][1]/C
                         clock pessimism              0.179   105.275    
                         clock uncertainty           -0.106   105.169    
    SLICE_X42Y164        FDRE (Setup_fdre_C_R)       -0.524   104.645    UART_BUFF/buffer_reg[234][1]
  -------------------------------------------------------------------
                         required time                        104.645    
                         arrival time                         -93.650    
  -------------------------------------------------------------------
                         slack                                 10.996    

Slack (MET) :             10.996ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[164][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[234][4]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        34.349ns  (logic 6.883ns (20.038%)  route 27.467ns (79.962%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=13 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -4.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 105.096 - 100.000 ) 
    Source Clock Delay      (SCD):    9.300ns = ( 59.300 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.278    55.882    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152    56.034 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.151    57.186    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.484 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.816    59.300    core/data_ram/debug_clk
    SLICE_X14Y40         FDRE                                         r  core/data_ram/data_reg[164][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.524    59.824 r  core/data_ram/data_reg[164][7]/Q
                         net (fo=6, routed)           1.031    60.855    core/data_ram/data_reg[164][7]_0[7]
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124    60.979 r  core/data_ram/MDR_WB[31]_i_213/O
                         net (fo=1, routed)           0.000    60.979    core/data_ram/MDR_WB[31]_i_213_n_0
    SLICE_X23Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    61.217 r  core/data_ram/MDR_WB_reg[31]_i_99/O
                         net (fo=1, routed)           0.000    61.217    core/data_ram/MDR_WB_reg[31]_i_99_n_0
    SLICE_X23Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    61.321 r  core/data_ram/MDR_WB_reg[31]_i_42/O
                         net (fo=1, routed)           1.699    63.021    core/data_ram/MDR_WB_reg[31]_i_42_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.316    63.337 r  core/data_ram/MDR_WB[31]_i_15/O
                         net (fo=1, routed)           0.000    63.337    core/data_ram/MDR_WB[31]_i_15_n_0
    SLICE_X36Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    63.549 r  core/data_ram/MDR_WB_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    63.549    core/data_ram/MDR_WB_reg[31]_i_8_n_0
    SLICE_X36Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    63.643 r  core/data_ram/MDR_WB_reg[31]_i_4/O
                         net (fo=3, routed)           1.266    64.908    core/data_ram/p_2_in0
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.316    65.224 r  core/data_ram/MDR_WB[30]_i_4/O
                         net (fo=16, routed)          0.979    66.204    core/data_ram/MDR_WB[30]_i_4_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.124    66.328 r  core/data_ram/MDR_WB[20]_i_1/O
                         net (fo=6, routed)           1.463    67.791    core/hazard_unit/B_EX_reg[20]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.124    67.915 r  core/hazard_unit/A_EX[20]_i_2/O
                         net (fo=1, routed)           0.590    68.505    core/hazard_unit/A_EX[20]_i_2_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I1_O)        0.124    68.629 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.972    69.601    core/hazard_unit/rs1_data_ID[12]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.124    69.725 r  core/hazard_unit/BHT[0][1]_i_282/O
                         net (fo=1, routed)           0.000    69.725    core/cmp_ID/BHT_reg[0][1]_i_46_1[2]
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    70.105 r  core/cmp_ID/BHT_reg[0][1]_i_124/CO[3]
                         net (fo=1, routed)           0.000    70.105    core/cmp_ID/BHT_reg[0][1]_i_124_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.222 f  core/cmp_ID/BHT_reg[0][1]_i_46/CO[3]
                         net (fo=4, routed)           1.110    71.332    core/reg_IF_ID/i_/BHT[0][1]_i_6[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    71.456 r  core/reg_IF_ID/BHT[0][1]_i_16/O
                         net (fo=11, routed)          0.599    72.055    core/ctrl/Q_reg[31]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124    72.179 r  core/ctrl/i_/BHT[0][1]_i_6/O
                         net (fo=143, routed)         1.167    73.347    core/mux_branch_IF/Branch_ctrl
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.150    73.497 r  core/mux_branch_IF/IR_ID[31]_i_39/O
                         net (fo=1, routed)           0.578    74.075    core/REG_PC/branch_next_PC_ID[20]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.326    74.401 r  core/REG_PC/IR_ID[31]_i_20/O
                         net (fo=1, routed)           0.000    74.401    core/REG_PC/IR_ID[31]_i_20_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.799 r  core/REG_PC/IR_ID_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    74.799    core/REG_PC/IR_ID_reg[31]_i_13_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    75.027 r  core/REG_PC/IR_ID_reg[31]_i_5/CO[2]
                         net (fo=157, routed)         1.291    76.318    core/mux_PC_IF/CO[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.313    76.631 r  core/mux_PC_IF/Q[2]_i_2/O
                         net (fo=28, routed)          1.660    78.291    core/U1_3/segment_shift_reg[6]_i_47_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.124    78.415 f  core/U1_3/segment_shift[6]_i_95/O
                         net (fo=1, routed)           0.000    78.415    core/U1_3/segment_shift[6]_i_95_n_0
    SLICE_X46Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    78.629 f  core/U1_3/segment_shift_reg[6]_i_47/O
                         net (fo=1, routed)           0.667    79.296    core/U1_3/segment_shift_reg[6]_i_47_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.297    79.593 f  core/U1_3/segment_shift[6]_i_14/O
                         net (fo=1, routed)           0.656    80.249    core/U1_3_n_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.124    80.373 f  core/segment_shift[6]_i_4/O
                         net (fo=9, routed)           0.669    81.042    core/reg_EXE_MEM/debug_data[2]
    SLICE_X40Y59         LUT6 (Prop_lut6_I3_O)        0.124    81.166 r  core/reg_EXE_MEM/buffer[254][3]_i_25/O
                         net (fo=4, routed)           0.785    81.951    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_6
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.150    82.101 r  core/reg_EXE_MEM/buffer[254][6]_i_8/O
                         net (fo=5, routed)           1.018    83.120    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_5
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.326    83.446 r  core/reg_EXE_MEM/buffer[254][0]_i_17/O
                         net (fo=2, routed)           0.974    84.419    DEBUG_CTRL/buffer[254][0]_i_2_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I2_O)        0.124    84.543 f  DEBUG_CTRL/buffer[254][0]_i_5/O
                         net (fo=1, routed)           0.638    85.182    DEBUG_CTRL/buffer[254][0]_i_5_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I4_O)        0.124    85.306 f  DEBUG_CTRL/buffer[254][0]_i_2/O
                         net (fo=198, routed)         3.818    89.124    DEBUG_CTRL/sim_uart_char[0]
    SLICE_X41Y158        LUT6 (Prop_lut6_I2_O)        0.124    89.248 f  DEBUG_CTRL/tail[6]_i_4/O
                         net (fo=5, routed)           0.629    89.877    DEBUG_CTRL/tail[6]_i_4_n_0
    SLICE_X38Y158        LUT4 (Prop_lut4_I3_O)        0.124    90.001 f  DEBUG_CTRL/tail[6]_i_2/O
                         net (fo=98, routed)          1.478    91.479    UART_BUFF/buffer_reg[226][1]_0
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.118    91.597 f  UART_BUFF/buffer[234][7]_i_3/O
                         net (fo=3, routed)           1.074    92.671    UART_BUFF/buffer[234][7]_i_3_n_0
    SLICE_X41Y166        LUT6 (Prop_lut6_I4_O)        0.326    92.997 r  UART_BUFF/buffer[234][7]_i_1/O
                         net (fo=5, routed)           0.653    93.650    UART_BUFF/buffer[234][7]_i_1_n_0
    SLICE_X42Y164        FDRE                                         r  UART_BUFF/buffer_reg[234][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.671   105.096    UART_BUFF/clk_cpu
    SLICE_X42Y164        FDRE                                         r  UART_BUFF/buffer_reg[234][4]/C
                         clock pessimism              0.179   105.275    
                         clock uncertainty           -0.106   105.169    
    SLICE_X42Y164        FDRE (Setup_fdre_C_R)       -0.524   104.645    UART_BUFF/buffer_reg[234][4]
  -------------------------------------------------------------------
                         required time                        104.645    
                         arrival time                         -93.650    
  -------------------------------------------------------------------
                         slack                                 10.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[88][54]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.238%)  route 0.198ns (60.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.561     2.859    core/reg_IF_ID/debug_clk
    SLICE_X53Y101        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.128     2.987 r  core/reg_IF_ID/PCurrent_ID_reg[30]_rep__4/Q
                         net (fo=64, routed)          0.198     3.185    core/branch_predict_unit/BTB_inst/BTB_reg[67][55]_0[22]
    SLICE_X46Y101        FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[88][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.833     3.795    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X46Y101        FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[88][54]/C
                         clock pessimism             -0.668     3.127    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.009     3.136    core/branch_predict_unit/BTB_inst/BTB_reg[88][54]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.138%)  route 0.249ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.562     2.860    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y55         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141     3.001 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=2, routed)           0.249     3.250    core/reg_MEM_WB/PC_MEM[9]
    SLICE_X48Y55         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.835     3.797    core/reg_MEM_WB/debug_clk
    SLICE_X48Y55         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/C
                         clock pessimism             -0.668     3.128    
    SLICE_X48Y55         FDCE (Hold_fdce_C_D)         0.070     3.198    core/reg_MEM_WB/PCurrent_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/DatatoReg_WB_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.776%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.559     2.857    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y63         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     2.998 r  core/reg_EXE_MEM/DatatoReg_MEM_reg/Q
                         net (fo=1, routed)           0.253     3.251    core/reg_MEM_WB/DatatoReg_MEM
    SLICE_X51Y62         FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.829     3.791    core/reg_MEM_WB/debug_clk
    SLICE_X51Y62         FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/C
                         clock pessimism             -0.668     3.122    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.076     3.198    core/reg_MEM_WB/DatatoReg_WB_reg
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BHT_inst/BHT_reg[17][24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.269%)  route 0.248ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.561     2.859    core/reg_IF_ID/debug_clk
    SLICE_X57Y143        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  core/reg_IF_ID/PCurrent_ID_reg[30]_rep/Q
                         net (fo=64, routed)          0.248     3.248    core/branch_predict_unit/BHT_inst/BHT_reg[0][25]_0[19]
    SLICE_X51Y143        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[17][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.831     3.792    core/branch_predict_unit/BHT_inst/debug_clk
    SLICE_X51Y143        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[17][24]/C
                         clock pessimism             -0.668     3.124    
    SLICE_X51Y143        FDCE (Hold_fdce_C_D)         0.066     3.190    core/branch_predict_unit/BHT_inst/BHT_reg[17][24]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.573%)  route 0.245ns (63.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.791ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.559     2.857    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y63         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     2.998 r  core/reg_EXE_MEM/ALUO_MEM_reg[25]/Q
                         net (fo=6, routed)           0.245     3.243    core/reg_MEM_WB/D[25]
    SLICE_X51Y62         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.829     3.791    core/reg_MEM_WB/debug_clk
    SLICE_X51Y62         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[25]/C
                         clock pessimism             -0.668     3.122    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.055     3.177    core/reg_MEM_WB/ALUO_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BHT_inst/BHT_reg[168][21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.369%)  route 0.247ns (63.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.560     2.858    core/reg_IF_ID/debug_clk
    SLICE_X55Y144        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y144        FDCE (Prop_fdce_C_Q)         0.141     2.999 r  core/reg_IF_ID/PCurrent_ID_reg[27]_rep__1/Q
                         net (fo=64, routed)          0.247     3.246    core/branch_predict_unit/BHT_inst/BHT_reg[128][25]_0[19]
    SLICE_X50Y146        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[168][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.831     3.792    core/branch_predict_unit/BHT_inst/debug_clk
    SLICE_X50Y146        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[168][21]/C
                         clock pessimism             -0.668     3.124    
    SLICE_X50Y146        FDCE (Hold_fdce_C_D)         0.052     3.176    core/branch_predict_unit/BHT_inst/BHT_reg[168][21]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.925%)  route 0.247ns (57.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.632     1.554    UART_BUFF/clk_cpu
    SLICE_X53Y177        FDRE                                         r  UART_BUFF/tail_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y177        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  UART_BUFF/tail_reg[2]_rep__0/Q
                         net (fo=120, routed)         0.247     1.942    UART_BUFF/tail_reg[2]_rep__0_n_0
    SLICE_X51Y176        LUT6 (Prop_lut6_I2_O)        0.045     1.987 r  UART_BUFF/buffer[5][7]_i_2/O
                         net (fo=1, routed)           0.000     1.987    UART_BUFF/buffer[5][7]_i_2_n_0
    SLICE_X51Y176        FDRE                                         r  UART_BUFF/buffer_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.902     2.069    UART_BUFF/clk_cpu
    SLICE_X51Y176        FDRE                                         r  UART_BUFF/buffer_reg[5][7]/C
                         clock pessimism             -0.255     1.815    
    SLICE_X51Y176        FDRE (Hold_fdre_C_D)         0.092     1.907    UART_BUFF/buffer_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BHT_inst/BHT_reg[106][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.172%)  route 0.272ns (65.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.554     2.852    core/reg_IF_ID/debug_clk
    SLICE_X57Y131        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDCE (Prop_fdce_C_Q)         0.141     2.993 r  core/reg_IF_ID/PCurrent_ID_reg[8]_rep__3/Q
                         net (fo=87, routed)          0.272     3.265    core/branch_predict_unit/BHT_inst/BHT_reg[128][25]_0[0]
    SLICE_X51Y132        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[106][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.822     3.784    core/branch_predict_unit/BHT_inst/debug_clk
    SLICE_X51Y132        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[106][2]/C
                         clock pessimism             -0.668     3.116    
    SLICE_X51Y132        FDCE (Hold_fdce_C_D)         0.066     3.182    core/branch_predict_unit/BHT_inst/BHT_reg[106][2]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BHT_inst/BHT_reg[47][21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.187%)  route 0.359ns (71.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.567     2.865    core/reg_IF_ID/debug_clk
    SLICE_X31Y145        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y145        FDCE (Prop_fdce_C_Q)         0.141     3.006 r  core/reg_IF_ID/PCurrent_ID_reg[27]_rep/Q
                         net (fo=64, routed)          0.359     3.365    core/branch_predict_unit/BHT_inst/BHT_reg[0][25]_0[16]
    SLICE_X36Y155        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[47][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.923     3.885    core/branch_predict_unit/BHT_inst/debug_clk
    SLICE_X36Y155        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[47][21]/C
                         clock pessimism             -0.668     3.217    
    SLICE_X36Y155        FDCE (Hold_fdce_C_D)         0.066     3.283    core/branch_predict_unit/BHT_inst/BHT_reg[47][21]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BHT_inst/BHT_reg[247][21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.050%)  route 0.256ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.782     1.704    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.044     1.748 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.462     2.210    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.298 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.561     2.859    core/reg_IF_ID/debug_clk
    SLICE_X56Y145        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDCE (Prop_fdce_C_Q)         0.164     3.023 r  core/reg_IF_ID/PCurrent_ID_reg[27]_rep__2/Q
                         net (fo=64, routed)          0.256     3.279    core/branch_predict_unit/BHT_inst/BHT_reg[192][25]_0[19]
    SLICE_X51Y149        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[247][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.832     3.793    core/branch_predict_unit/BHT_inst/debug_clk
    SLICE_X51Y149        FDCE                                         r  core/branch_predict_unit/BHT_inst/BHT_reg[247][21]/C
                         clock pessimism             -0.668     3.125    
    SLICE_X51Y149        FDCE (Hold_fdce_C_D)         0.070     3.195    core/branch_predict_unit/BHT_inst/BHT_reg[247][21]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    BTB_reg[0][56]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y180     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y175     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y181     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y181     rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y181     rst_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y181     rst_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y181     rst_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y180     rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y180     rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y175     rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y175     rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y180     rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y180     rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y175     rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y175     rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y181     rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.456ns (20.280%)  route 1.793ns (79.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.803     5.408    UART_BUFF/clk_cpu
    SLICE_X32Y166        FDRE                                         r  UART_BUFF/datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDRE (Prop_fdre_C_Q)         0.456     5.864 r  UART_BUFF/datao_reg[4]/Q
                         net (fo=1, routed)           1.793     7.656    uart_tx_ctrl/D[4]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665    15.087    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.205    15.063    
    SLICE_X32Y172        FDRE (Setup_fdre_C_D)       -0.047    15.016    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.580ns (25.142%)  route 1.727ns (74.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.798     5.403    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.727     7.586    uart_tx_ctrl/E[0]
    SLICE_X33Y180        LUT5 (Prop_lut5_I0_O)        0.124     7.710 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.710    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.668    15.090    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.270    
                         clock uncertainty           -0.205    15.066    
    SLICE_X33Y180        FDRE (Setup_fdre_C_D)        0.029    15.095    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.456ns (21.435%)  route 1.671ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.799     5.404    UART_BUFF/clk_cpu
    SLICE_X31Y169        FDRE                                         r  UART_BUFF/datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y169        FDRE (Prop_fdre_C_Q)         0.456     5.860 r  UART_BUFF/datao_reg[3]/Q
                         net (fo=1, routed)           1.671     7.531    uart_tx_ctrl/D[3]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665    15.087    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.205    15.063    
    SLICE_X32Y172        FDRE (Setup_fdre_C_D)       -0.058    15.005    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.729%)  route 1.466ns (76.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.798     5.403    UART_BUFF/clk_cpu
    SLICE_X33Y170        FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y170        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           1.466     7.324    uart_tx_ctrl/D[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665    15.087    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.205    15.063    
    SLICE_X32Y172        FDRE (Setup_fdre_C_D)       -0.105    14.958    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.181%)  route 1.511ns (76.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.795     5.400    UART_BUFF/clk_cpu
    SLICE_X41Y170        FDRE                                         r  UART_BUFF/datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.456     5.856 r  UART_BUFF/datao_reg[5]/Q
                         net (fo=1, routed)           1.511     7.367    uart_tx_ctrl/D[5]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665    15.087    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.205    15.063    
    SLICE_X32Y172        FDRE (Setup_fdre_C_D)       -0.062    15.001    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.284%)  route 1.502ns (76.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.798     5.403    UART_BUFF/clk_cpu
    SLICE_X37Y168        FDRE                                         r  UART_BUFF/datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  UART_BUFF/datao_reg[7]/Q
                         net (fo=1, routed)           1.502     7.361    uart_tx_ctrl/D[7]
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.668    15.090    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.270    
                         clock uncertainty           -0.205    15.066    
    SLICE_X30Y170        FDRE (Setup_fdre_C_D)       -0.031    15.035    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.456ns (25.494%)  route 1.333ns (74.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.798     5.403    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.333     7.191    uart_tx_ctrl/E[0]
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.668    15.090    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.270    
                         clock uncertainty           -0.205    15.066    
    SLICE_X30Y170        FDRE (Setup_fdre_C_CE)      -0.169    14.897    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.547%)  route 1.262ns (73.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.798     5.403    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.262     7.120    uart_tx_ctrl/E[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665    15.087    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.205    15.063    
    SLICE_X32Y172        FDRE (Setup_fdre_C_CE)      -0.205    14.858    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.547%)  route 1.262ns (73.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.798     5.403    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.262     7.120    uart_tx_ctrl/E[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665    15.087    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.205    15.063    
    SLICE_X32Y172        FDRE (Setup_fdre_C_CE)      -0.205    14.858    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.547%)  route 1.262ns (73.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.798     5.403    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.456     5.859 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.262     7.120    uart_tx_ctrl/E[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.665    15.087    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.205    15.063    
    SLICE_X32Y172        FDRE (Setup_fdre_C_CE)      -0.205    14.858    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  7.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.498%)  route 0.455ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.642     1.564    UART_BUFF/clk_cpu
    SLICE_X34Y168        FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y168        FDRE (Prop_fdre_C_Q)         0.164     1.728 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           0.455     2.183    uart_tx_ctrl/D[2]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_D)         0.047     2.080    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.370%)  route 0.489ns (77.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.642     1.564    UART_BUFF/clk_cpu
    SLICE_X32Y169        FDRE                                         r  UART_BUFF/datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y169        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  UART_BUFF/datao_reg[1]/Q
                         net (fo=1, routed)           0.489     2.194    uart_tx_ctrl/D[1]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_D)         0.047     2.080    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.148%)  route 0.526ns (78.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.641     1.563    UART_BUFF/clk_cpu
    SLICE_X33Y170        FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y170        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           0.526     2.230    uart_tx_ctrl/D[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_D)         0.061     2.094    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.733%)  route 0.539ns (79.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.644     1.566    UART_BUFF/clk_cpu
    SLICE_X31Y167        FDRE                                         r  UART_BUFF/datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y167        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  UART_BUFF/datao_reg[6]/Q
                         net (fo=1, routed)           0.539     2.246    uart_tx_ctrl/D[6]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_D)         0.076     2.109    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.938%)  route 0.532ns (79.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.642     1.564    UART_BUFF/clk_cpu
    SLICE_X37Y168        FDRE                                         r  UART_BUFF/datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y168        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  UART_BUFF/datao_reg[7]/Q
                         net (fo=1, routed)           0.532     2.237    uart_tx_ctrl/D[7]
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.911     2.076    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.831    
                         clock uncertainty            0.205     2.035    
    SLICE_X30Y170        FDRE (Hold_fdre_C_D)         0.059     2.094    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.745%)  route 0.573ns (80.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.637     1.559    UART_BUFF/clk_cpu
    SLICE_X41Y170        FDRE                                         r  UART_BUFF/datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y170        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  UART_BUFF/datao_reg[5]/Q
                         net (fo=1, routed)           0.573     2.273    uart_tx_ctrl/D[5]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_D)         0.071     2.104    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.182%)  route 0.525ns (78.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.641     1.563    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.525     2.228    uart_tx_ctrl/E[0]
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.911     2.076    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y170        FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.831    
                         clock uncertainty            0.205     2.035    
    SLICE_X30Y170        FDRE (Hold_fdre_C_CE)       -0.016     2.019    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.803%)  route 0.506ns (78.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.641     1.563    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.506     2.210    uart_tx_ctrl/E[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_CE)       -0.039     1.994    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.803%)  route 0.506ns (78.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.641     1.563    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.506     2.210    uart_tx_ctrl/E[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_CE)       -0.039     1.994    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.803%)  route 0.506ns (78.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.641     1.563    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y170        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.506     2.210    uart_tx_ctrl/E[0]
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.909     2.074    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y172        FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.829    
                         clock uncertainty            0.205     2.033    
    SLICE_X32Y172        FDRE (Hold_fdre_C_CE)       -0.039     1.994    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.756ns  (logic 2.040ns (35.442%)  route 3.716ns (64.558%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.567    98.563    UART_BUFF/uart_ready
    SLICE_X37Y170        LUT6 (Prop_lut6_I4_O)        0.328    98.891 f  UART_BUFF/full_i_12/O
                         net (fo=1, routed)           0.673    99.565    UART_BUFF/full_i_12_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I5_O)        0.124    99.689 r  UART_BUFF/full_i_5/O
                         net (fo=1, routed)           0.000    99.689    UART_BUFF/full_i_5_n_0
    SLICE_X42Y170        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538   100.227 r  UART_BUFF/full_reg_i_2/CO[2]
                         net (fo=1, routed)           0.619   100.846    uart_tx_ctrl/CO[0]
    SLICE_X34Y169        LUT5 (Prop_lut5_I1_O)        0.310   101.156 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000   101.156    UART_BUFF/full_reg_0
    SLICE_X34Y169        FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.670   105.095    UART_BUFF/clk_cpu
    SLICE_X34Y169        FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.275    
                         clock uncertainty           -0.205   105.071    
    SLICE_X34Y169        FDRE (Setup_fdre_C_D)        0.077   105.148    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        105.148    
                         arrival time                        -101.156    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[1]_rep/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[2]_rep/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[2]_rep__0/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.677ns  (logic 1.093ns (29.724%)  route 2.584ns (70.276%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 105.094 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.353    98.403 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.674    99.077    UART_BUFF/update_head
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.669   105.094    UART_BUFF/clk_cpu
    SLICE_X36Y171        FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.180   105.274    
                         clock uncertainty           -0.205   105.070    
    SLICE_X36Y171        FDRE (Setup_fdre_C_CE)      -0.413   104.657    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.657    
                         arrival time                         -99.077    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.844ns  (logic 1.068ns (27.781%)  route 2.776ns (72.219%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 105.099 - 100.000 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 95.400 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.797    95.400    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.419    95.819 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.857    96.675    uart_tx_ctrl/txState[1]
    SLICE_X34Y180        LUT2 (Prop_lut2_I1_O)        0.321    96.996 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          1.054    98.050    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT4 (Prop_lut4_I2_O)        0.328    98.378 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.866    99.244    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X31Y167        FDRE                                         r  UART_BUFF/datao_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.674   105.099    UART_BUFF/clk_cpu
    SLICE_X31Y167        FDRE                                         r  UART_BUFF/datao_reg[6]/C
                         clock pessimism              0.180   105.279    
                         clock uncertainty           -0.205   105.075    
    SLICE_X31Y167        FDRE (Setup_fdre_C_CE)      -0.205   104.870    UART_BUFF/datao_reg[6]
  -------------------------------------------------------------------
                         required time                        104.870    
                         arrival time                         -99.244    
  -------------------------------------------------------------------
                         slack                                  5.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.298ns (32.349%)  route 0.623ns (67.651%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.410     2.370    UART_BUFF/uart_ready
    SLICE_X31Y170        LUT5 (Prop_lut5_I0_O)        0.111     2.481 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.481    UART_BUFF/send_i_1_n_0
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.913     2.080    UART_BUFF/clk_cpu
    SLICE_X31Y170        FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.039    
    SLICE_X31Y170        FDRE (Hold_fdre_C_D)         0.091     2.130    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.298ns (25.111%)  route 0.889ns (74.889%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 f  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.676     2.636    uart_tx_ctrl/uart_ready
    SLICE_X34Y169        LUT5 (Prop_lut5_I0_O)        0.111     2.747 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.747    UART_BUFF/full_reg_0
    SLICE_X34Y169        FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.913     2.080    UART_BUFF/clk_cpu
    SLICE_X34Y169        FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.039    
    SLICE_X34Y169        FDRE (Hold_fdre_C_D)         0.120     2.159    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.298ns (25.047%)  route 0.892ns (74.953%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT4 (Prop_lut4_I2_O)        0.111     2.525 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.225     2.750    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X32Y169        FDRE                                         r  UART_BUFF/datao_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X32Y169        FDRE                                         r  UART_BUFF/datao_reg[1]/C
                         clock pessimism             -0.245     1.836    
                         clock uncertainty            0.205     2.040    
    SLICE_X32Y169        FDRE (Hold_fdre_C_CE)       -0.039     2.001    UART_BUFF/datao_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.298ns (25.047%)  route 0.892ns (74.953%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT4 (Prop_lut4_I2_O)        0.111     2.525 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.225     2.750    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X33Y170        FDRE                                         r  UART_BUFF/datao_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.913     2.080    UART_BUFF/clk_cpu
    SLICE_X33Y170        FDRE                                         r  UART_BUFF/datao_reg[0]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.039    
    SLICE_X33Y170        FDRE (Hold_fdre_C_CE)       -0.039     2.000    UART_BUFF/datao_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.297ns (25.963%)  route 0.847ns (74.037%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.110     2.524 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.180     2.704    UART_BUFF/update_head
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.910     2.077    UART_BUFF/clk_cpu
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[0]_rep__1/C
                         clock pessimism             -0.245     1.832    
                         clock uncertainty            0.205     2.036    
    SLICE_X35Y172        FDRE (Hold_fdre_C_CE)       -0.106     1.930    UART_BUFF/head_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.297ns (25.963%)  route 0.847ns (74.037%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.110     2.524 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.180     2.704    UART_BUFF/update_head
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[0]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.910     2.077    UART_BUFF/clk_cpu
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[0]_rep__4/C
                         clock pessimism             -0.245     1.832    
                         clock uncertainty            0.205     2.036    
    SLICE_X35Y172        FDRE (Hold_fdre_C_CE)       -0.106     1.930    UART_BUFF/head_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.297ns (25.963%)  route 0.847ns (74.037%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.110     2.524 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.180     2.704    UART_BUFF/update_head
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.910     2.077    UART_BUFF/clk_cpu
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[1]_rep__2/C
                         clock pessimism             -0.245     1.832    
                         clock uncertainty            0.205     2.036    
    SLICE_X35Y172        FDRE (Hold_fdre_C_CE)       -0.106     1.930    UART_BUFF/head_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.297ns (25.963%)  route 0.847ns (74.037%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.110     2.524 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.180     2.704    UART_BUFF/update_head
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[1]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.910     2.077    UART_BUFF/clk_cpu
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[1]_rep__3/C
                         clock pessimism             -0.245     1.832    
                         clock uncertainty            0.205     2.036    
    SLICE_X35Y172        FDRE (Hold_fdre_C_CE)       -0.106     1.930    UART_BUFF/head_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.297ns (25.963%)  route 0.847ns (74.037%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.110     2.524 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.180     2.704    UART_BUFF/update_head
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.910     2.077    UART_BUFF/clk_cpu
    SLICE_X35Y172        FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.832    
                         clock uncertainty            0.205     2.036    
    SLICE_X35Y172        FDRE (Hold_fdre_C_CE)       -0.106     1.930    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.297ns (25.888%)  route 0.850ns (74.112%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.640     1.560    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y180        FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y180        FDRE (Prop_fdre_C_Q)         0.141     1.701 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.213     1.914    uart_tx_ctrl/txState[0]
    SLICE_X34Y180        LUT2 (Prop_lut2_I0_O)        0.046     1.960 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=40, routed)          0.454     2.414    UART_BUFF/uart_ready
    SLICE_X33Y171        LUT3 (Prop_lut3_I0_O)        0.110     2.524 r  UART_BUFF/head[7]_i_1/O
                         net (fo=24, routed)          0.183     2.707    UART_BUFF/update_head
    SLICE_X32Y171        FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.912     2.079    UART_BUFF/clk_cpu
    SLICE_X32Y171        FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.038    
    SLICE_X32Y171        FDRE (Hold_fdre_C_CE)       -0.106     1.932    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.775    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.781ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.855ns  (logic 0.773ns (27.072%)  route 2.082ns (72.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 85.229 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.624    85.229    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.478    85.707 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.082    87.789    BTN_SCAN/LED_OBUF[0]
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.295    88.084 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    88.084    DEBUG_CTRL/done_reg_0
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.510   104.936    DEBUG_CTRL/clk_cpu
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.014    
                         clock uncertainty           -0.226   104.788    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)        0.077   104.865    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.865    
                         arrival time                         -88.084    
  -------------------------------------------------------------------
                         slack                                 16.781    

Slack (MET) :             17.185ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.454ns  (logic 0.773ns (31.501%)  route 1.681ns (68.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 104.936 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns = ( 85.229 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.624    85.229    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.478    85.707 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.681    87.388    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.295    87.683 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.683    DEBUG_CTRL/start_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.510   104.936    DEBUG_CTRL/clk_cpu
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.014    
                         clock uncertainty           -0.226   104.788    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)        0.079   104.867    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.867    
                         arrival time                         -87.683    
  -------------------------------------------------------------------
                         slack                                 17.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.246ns (26.454%)  route 0.684ns (73.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.148     1.628 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.684     2.312    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.098     2.410 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.410    DEBUG_CTRL/start_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.833     2.000    DEBUG_CTRL/clk_cpu
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.810    
                         clock uncertainty            0.226     2.036    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121     2.157    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.246ns (22.876%)  route 0.829ns (77.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X46Y83         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.148     1.628 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.829     2.458    BTN_SCAN/LED_OBUF[0]
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.098     2.556 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.556    DEBUG_CTRL/done_reg_0
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.833     2.000    DEBUG_CTRL/clk_cpu
    SLICE_X30Y66         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.810    
                         clock uncertainty            0.226     2.036    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.120     2.156    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.993ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.507ns = ( 58.507 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       8.241    14.185    core/register/rst_all
    SLICE_X48Y49         FDCE                                         f  core/register/register_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.676    58.507    core/register/debug_clk
    SLICE_X48Y49         FDCE                                         r  core/register/register_reg[16][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.686    
                         clock uncertainty           -0.106    58.580    
    SLICE_X48Y49         FDCE (Recov_fdce_C_CLR)     -0.402    58.178    core/register/register_reg[16][5]
  -------------------------------------------------------------------
                         required time                         58.178    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                 43.993    

Slack (MET) :             43.993ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 0.456ns (5.243%)  route 8.241ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.507ns = ( 58.507 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       8.241    14.185    core/register/rst_all
    SLICE_X48Y49         FDCE                                         f  core/register/register_reg[16][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.676    58.507    core/register/debug_clk
    SLICE_X48Y49         FDCE                                         r  core/register/register_reg[16][9]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.686    
                         clock uncertainty           -0.106    58.580    
    SLICE_X48Y49         FDCE (Recov_fdce_C_CLR)     -0.402    58.178    core/register/register_reg[16][9]
  -------------------------------------------------------------------
                         required time                         58.178    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                 43.993    

Slack (MET) :             43.997ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.456ns (5.246%)  route 8.237ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.507ns = ( 58.507 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       8.237    14.180    core/register/rst_all
    SLICE_X49Y49         FDCE                                         f  core/register/register_reg[8][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.676    58.507    core/register/debug_clk
    SLICE_X49Y49         FDCE                                         r  core/register/register_reg[8][14]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.686    
                         clock uncertainty           -0.106    58.580    
    SLICE_X49Y49         FDCE (Recov_fdce_C_CLR)     -0.402    58.178    core/register/register_reg[8][14]
  -------------------------------------------------------------------
                         required time                         58.178    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                 43.997    

Slack (MET) :             43.997ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.456ns (5.246%)  route 8.237ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.507ns = ( 58.507 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       8.237    14.180    core/register/rst_all
    SLICE_X49Y49         FDCE                                         f  core/register/register_reg[8][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.676    58.507    core/register/debug_clk
    SLICE_X49Y49         FDCE                                         r  core/register/register_reg[8][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.686    
                         clock uncertainty           -0.106    58.580    
    SLICE_X49Y49         FDCE (Recov_fdce_C_CLR)     -0.402    58.178    core/register/register_reg[8][23]
  -------------------------------------------------------------------
                         required time                         58.178    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                 43.997    

Slack (MET) :             43.997ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 0.456ns (5.246%)  route 8.237ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        3.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.507ns = ( 58.507 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       8.237    14.180    core/register/rst_all
    SLICE_X49Y49         FDCE                                         f  core/register/register_reg[8][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.676    58.507    core/register/debug_clk
    SLICE_X49Y49         FDCE                                         r  core/register/register_reg[8][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.686    
                         clock uncertainty           -0.106    58.580    
    SLICE_X49Y49         FDCE (Recov_fdce_C_CLR)     -0.402    58.178    core/register/register_reg[8][8]
  -------------------------------------------------------------------
                         required time                         58.178    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                 43.997    

Slack (MET) :             44.312ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.456ns (5.442%)  route 7.923ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.508ns = ( 58.508 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       7.923    13.867    core/register/rst_all
    SLICE_X43Y44         FDCE                                         f  core/register/register_reg[11][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.677    58.508    core/register/debug_clk
    SLICE_X43Y44         FDCE                                         r  core/register/register_reg[11][14]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.687    
                         clock uncertainty           -0.106    58.581    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.402    58.179    core/register/register_reg[11][14]
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 44.312    

Slack (MET) :             44.312ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.456ns (5.442%)  route 7.923ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.508ns = ( 58.508 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       7.923    13.867    core/register/rst_all
    SLICE_X43Y44         FDCE                                         f  core/register/register_reg[11][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.677    58.508    core/register/debug_clk
    SLICE_X43Y44         FDCE                                         r  core/register/register_reg[11][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.687    
                         clock uncertainty           -0.106    58.581    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.402    58.179    core/register/register_reg[11][8]
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 44.312    

Slack (MET) :             44.375ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 0.456ns (5.594%)  route 7.696ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 58.344 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       7.696    13.640    core/register/rst_all
    SLICE_X43Y50         FDCE                                         f  core/register/register_reg[6][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.513    58.344    core/register/debug_clk
    SLICE_X43Y50         FDCE                                         r  core/register/register_reg[6][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.523    
                         clock uncertainty           -0.106    58.417    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.402    58.015    core/register/register_reg[6][23]
  -------------------------------------------------------------------
                         required time                         58.015    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                 44.375    

Slack (MET) :             44.375ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 0.456ns (5.594%)  route 7.696ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 58.344 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       7.696    13.640    core/register/rst_all
    SLICE_X43Y50         FDCE                                         f  core/register/register_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.513    58.344    core/register/debug_clk
    SLICE_X43Y50         FDCE                                         r  core/register/register_reg[6][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.523    
                         clock uncertainty           -0.106    58.417    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.402    58.015    core/register/register_reg[6][5]
  -------------------------------------------------------------------
                         required time                         58.015    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                 44.375    

Slack (MET) :             44.463ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 0.456ns (5.594%)  route 7.696ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.344ns = ( 58.344 - 50.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.883     5.488    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.456     5.944 f  rst_all_reg/Q
                         net (fo=23180, routed)       7.696    13.640    core/register/rst_all
    SLICE_X42Y50         FDCE                                         f  core/register/register_reg[12][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        2.029    55.454    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.122    55.576 f  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           1.000    56.577    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.831 f  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       1.513    58.344    core/register/debug_clk
    SLICE_X42Y50         FDCE                                         r  core/register/register_reg[12][13]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.523    
                         clock uncertainty           -0.106    58.417    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.314    58.103    core/register/register_reg[12][13]
  -------------------------------------------------------------------
                         required time                         58.103    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                 44.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[117][31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.141ns (6.688%)  route 1.967ns (93.312%))
  Logic Levels:           0  
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.967     3.704    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X9Y82          FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[117][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.836     3.798    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X9Y82          FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[117][31]/C
                         clock pessimism             -0.245     3.552    
    SLICE_X9Y82          FDCE (Remov_fdce_C_CLR)     -0.092     3.460    core/branch_predict_unit/BTB_inst/BTB_reg[117][31]
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[117][3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.141ns (6.688%)  route 1.967ns (93.312%))
  Logic Levels:           0  
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.967     3.704    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X9Y82          FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[117][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.836     3.798    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X9Y82          FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[117][3]/C
                         clock pessimism             -0.245     3.552    
    SLICE_X9Y82          FDCE (Remov_fdce_C_CLR)     -0.092     3.460    core/branch_predict_unit/BTB_inst/BTB_reg[117][3]
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[123][21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.141ns (6.591%)  route 1.998ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.998     3.735    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X41Y96         FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[123][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.838     3.800    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X41Y96         FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[123][21]/C
                         clock pessimism             -0.245     3.554    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     3.462    core/branch_predict_unit/BTB_inst/BTB_reg[123][21]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[123][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.141ns (6.591%)  route 1.998ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.998     3.735    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X41Y96         FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[123][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.838     3.800    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X41Y96         FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[123][25]/C
                         clock pessimism             -0.245     3.554    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     3.462    core/branch_predict_unit/BTB_inst/BTB_reg[123][25]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[123][2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.141ns (6.591%)  route 1.998ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.998     3.735    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X41Y96         FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[123][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.838     3.800    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X41Y96         FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[123][2]/C
                         clock pessimism             -0.245     3.554    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     3.462    core/branch_predict_unit/BTB_inst/BTB_reg[123][2]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[123][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.141ns (6.591%)  route 1.998ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.998     3.735    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X41Y96         FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[123][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.838     3.800    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X41Y96         FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[123][30]/C
                         clock pessimism             -0.245     3.554    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     3.462    core/branch_predict_unit/BTB_inst/BTB_reg[123][30]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[123][54]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.141ns (6.591%)  route 1.998ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.998     3.735    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X41Y96         FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[123][54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.838     3.800    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X41Y96         FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[123][54]/C
                         clock pessimism             -0.245     3.554    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     3.462    core/branch_predict_unit/BTB_inst/BTB_reg[123][54]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[123][56]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.141ns (6.591%)  route 1.998ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       1.998     3.735    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X41Y96         FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[123][56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.838     3.800    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X41Y96         FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[123][56]/C
                         clock pessimism             -0.245     3.554    
    SLICE_X41Y96         FDCE (Remov_fdce_C_CLR)     -0.092     3.462    core/branch_predict_unit/BTB_inst/BTB_reg[123][56]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[19][32]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.141ns (6.524%)  route 2.020ns (93.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       2.020     3.757    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X60Y110        FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[19][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.831     3.792    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X60Y110        FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[19][32]/C
                         clock pessimism             -0.245     3.547    
    SLICE_X60Y110        FDCE (Remov_fdce_C_CLR)     -0.067     3.480    core/branch_predict_unit/BTB_inst/BTB_reg[19][32]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/branch_predict_unit/BTB_inst/BTB_reg[19][33]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.141ns (6.524%)  route 2.020ns (93.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        0.674     1.596    clk_cpu
    SLICE_X1Y180         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.737 f  rst_all_reg/Q
                         net (fo=23180, routed)       2.020     3.757    core/branch_predict_unit/BTB_inst/rst_all
    SLICE_X60Y110        FDCE                                         f  core/branch_predict_unit/BTB_inst/BTB_reg[19][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2165, routed)        1.101     2.269    BTN_SCAN/clk_cpu
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.055     2.324 r  BTN_SCAN/BTB[0][56]_i_4/O
                         net (fo=1, routed)           0.531     2.855    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.962 r  BTB_reg[0][56]_i_2/O
                         net (fo=25534, routed)       0.831     3.792    core/branch_predict_unit/BTB_inst/debug_clk
    SLICE_X60Y110        FDCE                                         r  core/branch_predict_unit/BTB_inst/BTB_reg[19][33]/C
                         clock pessimism             -0.245     3.547    
    SLICE_X60Y110        FDCE (Remov_fdce_C_CLR)     -0.067     3.480    core/branch_predict_unit/BTB_inst/BTB_reg[19][33]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.277    





