List of CLB Tiles
CLEM_X38Y90
CLEM_X55Y300
CLEL_R_X55Y300
CLEM_X29Y112
CLEL_R_X29Y112
CLEL_L_X56Y310
CLEL_R_X56Y310
CLEM_X50Y267
CLEL_R_X50Y267
CLEM_X49Y230
CLEL_R_X49Y230
CLEM_X44Y262
CLEL_R_X44Y262
CLEM_X34Y214
CLEL_R_X34Y214
CLEM_X29Y111
CLEL_R_X29Y111
CLEM_X20Y340
CLEL_R_X20Y340

List of Congested Nets
design_1_i/ddr_interface_0/inst/l1_fcache_z[94][15]_i_9_n_0
design_1_i/ddr_interface_0/inst/m_controller/O[1]
design_1_i/ddr_interface_0/inst/m_controller/O[0]
design_1_i/ddr_interface_0/inst/m_controller/points_to_update0_out[2]
design_1_i/ddr_interface_0/inst/m_controller/O[3]
design_1_i/ddr_interface_0/inst/l1_cache_x_reg[45][2]
design_1_i/ddr_interface_0/inst/l1_cache_x[38][2]_i_1_n_0
design_1_i/ddr_interface_0/inst/l1_cache_x_reg[38][2]
design_1_i/ddr_interface_0/inst/l1_cache_x_reg[36][2]
design_1_i/ddr_interface_0/inst/l1_cache_x_reg[43][2]
design_1_i/ddr_interface_0/inst/l1_cache_x_reg[40][2]
design_1_i/ddr_interface_0/inst/l1_cache_x_reg[46][2]
design_1_i/ddr_interface_0/inst/l1_cache_x[19][2]_i_3_n_0
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[17]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[18]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/access_is_incr_q
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_ongoing
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/access_is_wrap_q
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[21]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg_n_0_[10]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/split_ongoing_reg
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/access_is_incr_q_reg
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr[10]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg_n_0_[10]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr[18]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr[22]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr[32]
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[40][13]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[48][13]
design_1_i/ddr_interface_0/inst/l1_cache_i[64][2]_i_2_n_0
design_1_i/ddr_interface_0/inst/cache_i[15]_i_4_n_0
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[50][13]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[56][13]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[63][13]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[61][13]
design_1_i/ddr_interface_0/inst/m_controller/cache_i_reg[13]_i_9_n_0
design_1_i/ddr_interface_0/inst/m_controller/cache_i_reg[61]_i_8_n_0
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[38][13]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[2]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]
design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[16][12]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg_n_0_[1][12]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[11][12]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[3][12]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[7][12]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[8][12]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[12][12]
design_1_i/MI_memoryInterface_A_0/inst/o_AMU_P[49]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[30][1]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[22][1]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[19][1]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[23][1]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[27][1]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[24][1]
design_1_i/ddr_interface_0/inst/l1_cache_i_reg[31][1]
design_1_i/ddr_interface_0/inst/m_controller/cache_i_reg[33]_i_6_n_0
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[32][15]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[33][15]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[39][15]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[47][15]
design_1_i/ddr_interface_0/inst/l1_fcache_y[47][15]_i_1_n_0
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[38][15]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[42][15]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[50][15]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[50][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[88][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[83][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[82][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[89][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[81][9]
design_1_i/ddr_interface_0/inst/l1_fcache_y[64][9]_i_1_n_0
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[52][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[60][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[57][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[64][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[62][9]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[41][3]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[35][3]
design_1_i/ddr_interface_0/inst/l1_fcache_y[51][3]_i_1_n_0
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[58][3]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[53][3]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[52][3]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[56][3]
design_1_i/ddr_interface_0/inst/l1_cache_y_reg[54][3]

