<?xml version="1.0" encoding="UTF-8"?>
<Module name="neorv32_ProcessorTop_MinimalBoot" T_Register="1997(0)" T_Alu="234(0)" T_Lut="3336(0)" T_Bsram="13(0)" T_Ssram="9(0)">
 <SubModule name="uflash_inst" Register="45" Lut="109" T_Register="45(45)" T_Lut="109(109)">
  <SubModule name="flash_inst"/>
 </SubModule>
 <SubModule name="neorv32_inst" T_Register="1952(0)" T_Alu="234(0)" T_Lut="3227(0)" T_Bsram="13(0)" T_Ssram="9(0)">
  <SubModule name="soc_generators.neorv32_sys_reset_inst" Register="10" Lut="6" T_Register="10(10)" T_Lut="6(6)"/>
  <SubModule name="soc_generators.neorv32_sys_clock_inst" Register="20" Alu="11" Lut="2" T_Register="20(20)" T_Alu="11(11)" T_Lut="2(2)"/>
  <SubModule name="core_complex_gen[0].neorv32_cpu_inst" Lut="131" T_Register="835(0)" T_Alu="97(0)" T_Lut="1749(131)" T_Bsram="2(0)" T_Ssram="9(0)">
   <SubModule name="neorv32_cpu_frontend_inst" Register="34" Lut="95" T_Register="38(34)" T_Lut="100(95)" T_Ssram="9(0)">
    <SubModule name="prefetch_buffer[0].ipb_inst" Register="4" Lut="1" Ssram="5" T_Register="4(4)" T_Lut="1(1)" T_Ssram="5(5)"/>
    <SubModule name="prefetch_buffer[1].ipb_inst" Lut="4" Ssram="4" T_Lut="4(4)" T_Ssram="4(4)"/>
   </SubModule>
   <SubModule name="neorv32_cpu_control_inst" Register="520" Lut="916" T_Register="520(520)" T_Lut="916(916)"/>
   <SubModule name="cnts_enabled.neorv32_cpu_counters_inst" Register="4" Lut="5" T_Register="134(4)" T_Lut="299(5)">
    <SubModule name="base_enabled.cycle_inst" Register="65" Lut="147" T_Register="65(65)" T_Lut="147(147)"/>
    <SubModule name="base_enabled.instret_inst" Register="65" Lut="147" T_Register="65(65)" T_Lut="147(147)"/>
   </SubModule>
   <SubModule name="neorv32_cpu_regfile_inst" Lut="8" T_Lut="8(8)" T_Bsram="2(0)">
    <SubModule name="register_file_fpga.reg_file_inst" Bsram="2" T_Bsram="2(2)"/>
   </SubModule>
   <SubModule name="neorv32_cpu_alu_inst" Alu="97" Lut="66" T_Register="39(0)" T_Alu="97(97)" T_Lut="148(66)">
    <SubModule name="neorv32_cpu_cp_shifter_inst" Register="39" Lut="82" T_Register="39(39)" T_Lut="82(82)"/>
   </SubModule>
   <SubModule name="neorv32_cpu_lsu_inst" Register="104" Lut="147" T_Register="104(104)" T_Lut="147(147)"/>
  </SubModule>
  <SubModule name="core_complex_gen[0].neorv32_core_bus_switch_inst" Register="4" Lut="37" T_Register="4(4)" T_Lut="37(37)"/>
  <SubModule name="neorv32_bus_gateway_inst" Register="8" Lut="136" T_Register="8(8)" T_Lut="136(136)"/>
  <SubModule name="memory_system.neorv32_dmem_enabled.neorv32_dmem_inst" Register="2" Lut="7" T_Register="2(2)" T_Lut="7(7)" T_Bsram="8(0)">
   <SubModule name="dmem_ram_gen[0].ram_inst" Bsram="2" T_Bsram="2(2)"/>
   <SubModule name="dmem_ram_gen[1].ram_inst" Bsram="2" T_Bsram="2(2)"/>
   <SubModule name="dmem_ram_gen[2].ram_inst" Bsram="2" T_Bsram="2(2)"/>
   <SubModule name="dmem_ram_gen[3].ram_inst" Bsram="2" T_Bsram="2(2)"/>
  </SubModule>
  <SubModule name="memory_system.neorv32_xbus_enabled.neorv32_xbus_inst" Register="1" Lut="2" T_Register="1(1)" T_Lut="2(2)"/>
  <SubModule name="io_system.neorv32_bus_io_switch_inst" Lut="115" T_Register="92(0)" T_Lut="115(115)">
   <SubModule name="neorv32_bus_reg_inst" Register="92" T_Register="92(92)"/>
  </SubModule>
  <SubModule name="io_system.neorv32_boot_rom_enabled.neorv32_boot_rom_inst" Register="34" Lut="34" T_Register="34(34)" T_Lut="34(34)"/>
  <SubModule name="io_system.neorv32_cfs_enabled.neorv32_cfs_inst" Register="195" Lut="198" Bsram="1" T_Register="195(195)" T_Lut="198(198)" T_Bsram="1(1)"/>
  <SubModule name="io_system.neorv32_gpio_enabled.neorv32_gpio_inst" Register="43" Lut="52" T_Register="43(43)" T_Lut="52(52)"/>
  <SubModule name="io_system.neorv32_clint_enabled.neorv32_clint_inst" Register="34" Lut="113" T_Register="165(34)" T_Alu="126(0)" T_Lut="257(113)">
   <SubModule name="neorv32_clint_mtime_inst" Register="65" Lut="142" T_Register="65(65)" T_Lut="142(142)"/>
   <SubModule name="neorv32_clint_mtimecmp_gen[0].neorv32_clint_mtimecmp_inst" Register="66" Alu="126" Lut="2" T_Register="66(66)" T_Alu="126(126)" T_Lut="2(2)"/>
  </SubModule>
  <SubModule name="io_system.neorv32_uart0_enabled.neorv32_uart0_inst" Register="101" Lut="124" T_Register="121(101)" T_Lut="134(124)">
   <SubModule name="tx_engine_fifo_inst" Register="10" Lut="4" T_Register="10(10)" T_Lut="4(4)"/>
   <SubModule name="rx_engine_fifo_inst" Register="10" Lut="6" T_Register="10(10)" T_Lut="6(6)"/>
  </SubModule>
  <SubModule name="io_system.neorv32_sysinfo_enabled.neorv32_sysinfo_inst" Register="66" Lut="38" T_Register="66(66)" T_Lut="38(38)"/>
  <SubModule name="neorv32_ocd_enabled.neorv32_debug_dtm_inst" Register="114" Lut="122" T_Register="114(114)" T_Lut="122(122)"/>
  <SubModule name="neorv32_ocd_enabled.neorv32_debug_dm_inst" Register="242" Lut="338" Bsram="2" T_Register="242(242)" T_Lut="338(338)" T_Bsram="2(2)"/>
 </SubModule>
</Module>
