# Reading C:/modeltech_6.6d/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do run.do 
# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling interface tb_ifc
# -- Compiling module instr_register_test
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +nowarnTSCALE -sva -nocoverage -quiet -novopt top 
# Refreshing D:\TSC\Tema\sim\work.instr_register_pkg
# Refreshing D:\TSC\Tema\sim\work.top
# Refreshing D:\TSC\Tema\sim\work.tb_ifc
# Refreshing D:\TSC\Tema\sim\work.instr_register_test
# Refreshing D:\TSC\Tema\sim\work.instr_register
# ** Warning: (vsim-3008) ../lab01_testbench-interface/instr_register_test.sv(30): [CNNODP] - Component name (clk) is not on a downward path.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(71): Clocking block output intf_lab.cb.opcode is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(69): Clocking block output intf_lab.cb.operand_a is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(70): Clocking block output intf_lab.cb.operand_b is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(27): Clocking block output intf_lab.cb.read_pointer is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(26): Clocking block output intf_lab.cb.write_pointer is not legal in this
# or another expression.
#         Region: /top/test
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode = 1 (PASSA)
#   operand_a = -12
#   operand_b = 4
# 
#   TIME:                   44 ns
# Writing to register location 1: 
#   opcode = 3 (ADD)
#   operand_a = -9
#   operand_b = 9
# 
#   TIME:                   54 ns
# Writing to register location 2: 
#   opcode = 5 (MULT)
#   operand_a = -15
#   operand_b = 13
# 
#   TIME:                   64 ns
# Writing to register location 3: 
#   opcode = 2 (PASSB)
#   operand_a = -8
#   operand_b = 5
# 
#   TIME:                   74 ns
# Writing to register location 4: 
#   opcode = 5 (MULT)
#   operand_a = -9
#   operand_b = 1
# 
#   TIME:                   84 ns
# Writing to register location 5: 
#   opcode = 5 (MULT)
#   operand_a = 5
#   operand_b = 6
# 
#   TIME:                   94 ns
# Writing to register location 6: 
#   opcode = 4 (SUB)
#   operand_a = 3
#   operand_b = 13
# 
#   TIME:                  104 ns
# Writing to register location 7: 
#   opcode = 6 (DIV)
#   operand_a = 12
#   operand_b = 9
# 
#   TIME:                  114 ns
# Writing to register location 8: 
#   opcode = 2 (PASSB)
#   operand_a = 3
#   operand_b = 5
# 
#   TIME:                  124 ns
# Writing to register location 9: 
#   opcode = 7 (MOD)
#   operand_a = -2
#   operand_b = 5
# 
#   TIME:                  134 ns
# Writing to register location 10: 
#   opcode = 7 (MOD)
#   operand_a = 9
#   operand_b = 2
# 
#   TIME:                  144 ns
# Writing to register location 11: 
#   opcode = 6 (DIV)
#   operand_a = 9
#   operand_b = 2
# 
#   TIME:                  154 ns
# Writing to register location 12: 
#   opcode = 5 (MULT)
#   operand_a = 7
#   operand_b = 8
# 
#   TIME:                  164 ns
# Writing to register location 13: 
#   opcode = 5 (MULT)
#   operand_a = 3
#   operand_b = 12
# 
#   TIME:                  174 ns
# Writing to register location 14: 
#   opcode = 5 (MULT)
#   operand_a = -11
#   operand_b = 13
# 
#   TIME:                  184 ns
# Writing to register location 15: 
#   opcode = 2 (PASSB)
#   operand_a = 15
#   operand_b = 3
# 
#   TIME:                  194 ns
# Writing to register location 16: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   TIME:                  204 ns
# Writing to register location 17: 
#   opcode = 5 (MULT)
#   operand_a = -2
#   operand_b = 10
# 
#   TIME:                  214 ns
# Writing to register location 18: 
#   opcode = 3 (ADD)
#   operand_a = -12
#   operand_b = 6
# 
#   TIME:                  224 ns
# Writing to register location 19: 
#   opcode = 3 (ADD)
#   operand_a = -13
#   operand_b = 13
# 
#   TIME:                  234 ns
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode = 1 (PASSA)
#   operand_a = -12
#   operand_b = 4
# 
# Read from register location 1: 
#   opcode = 3 (ADD)
#   operand_a = -9
#   operand_b = 9
# 
# Read from register location 2: 
#   opcode = 5 (MULT)
#   operand_a = -15
#   operand_b = 13
# 
# Read from register location 3: 
#   opcode = 2 (PASSB)
#   operand_a = -8
#   operand_b = 5
# 
# Read from register location 4: 
#   opcode = 5 (MULT)
#   operand_a = -9
#   operand_b = 1
# 
# Read from register location 5: 
#   opcode = 5 (MULT)
#   operand_a = 5
#   operand_b = 6
# 
# Read from register location 6: 
#   opcode = 4 (SUB)
#   operand_a = 3
#   operand_b = 13
# 
# Read from register location 7: 
#   opcode = 6 (DIV)
#   operand_a = 12
#   operand_b = 9
# 
# Read from register location 8: 
#   opcode = 2 (PASSB)
#   operand_a = 3
#   operand_b = 5
# 
# Read from register location 9: 
#   opcode = 7 (MOD)
#   operand_a = -2
#   operand_b = 5
# 
# Read from register location 10: 
#   opcode = 7 (MOD)
#   operand_a = 9
#   operand_b = 2
# 
# Read from register location 11: 
#   opcode = 6 (DIV)
#   operand_a = 9
#   operand_b = 2
# 
# Read from register location 12: 
#   opcode = 5 (MULT)
#   operand_a = 7
#   operand_b = 8
# 
# Read from register location 13: 
#   opcode = 5 (MULT)
#   operand_a = 3
#   operand_b = 12
# 
# Read from register location 14: 
#   opcode = 5 (MULT)
#   operand_a = -11
#   operand_b = 13
# 
# Read from register location 15: 
#   opcode = 2 (PASSB)
#   operand_a = 15
#   operand_b = 3
# 
# Read from register location 16: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
# Read from register location 17: 
#   opcode = 5 (MULT)
#   operand_a = -2
#   operand_b = 10
# 
# Read from register location 18: 
#   opcode = 3 (ADD)
#   operand_a = -12
#   operand_b = 6
# 
# Read from register location 19: 
#   opcode = 3 (ADD)
#   operand_a = -13
#   operand_b = 13
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../lab01_testbench-interface/instr_register_test.sv(57)
#    Time: 446 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module instr_register_test at ../lab01_testbench-interface/instr_register_test.sv line 57
# Simulation Breakpoint: 1
# Break in Module instr_register_test at ../lab01_testbench-interface/instr_register_test.sv line 57
# MACRO ./run.do PAUSED at line 45
