# task-2

COMPANY: CODTECH IT SOLUTIONS

NAME: PUTTUPAKALA MADHAVI

INTERN ID: CT04DF2763

DOMAIN: VLSI

DURATION: 4 WEEKS

MENTOR: NEELA SANTOSH

**In the task2 I have written verilog code and test bench for simple synrochronous ram moudle where I have done the coding in EDA playground then I have pasted the output below .Where I have used the simulation of code as lcarus verilog 12.0 and open EPwave where I run he code which as given the output.

**SIMULATION

![task2 alu design](https://github.com/user-attachments/assets/a9ede395-92e3-41d2-9757-28c2125ca90f)
