# 3 Types of Modeling in Verilog (XOR Gate)

This repository demonstrates the **three primary modeling styles in Verilog** using a simple **2-input XOR gate** as an example.  

Verilog allows you to describe digital circuits at different levels of abstraction:  
- **Dataflow Modeling** (using `assign` statements)  
- **Behavioral Modeling** (using `always` blocks with procedural statements)  
- **Structural Modeling** (using gate/module instantiation)  

---
