{"name":"CSI","description":"CSI","groupName":"CSI","prependToName":"CSI_","baseAddress":"0x402BC000","addressBlock":{"offset":"0","size":"0x50","usage":"registers"},"interrupts":[{"name":"CSI","value":43}],"registers":{"CR1":{"name":"CR1","description":"CSI Control Register 1","addressOffset":"0","size":32,"access":"read-write","resetValue":"0x40000800","resetMask":"0xFFFFFFFF","fields":{"PIXEL_BIT":{"name":"PIXEL_BIT","description":"Pixel Bit","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PIXEL_BIT_0","description":"8-bit data for each pixel","value":"0"},{"name":"PIXEL_BIT_1","description":"10-bit data for each pixel","value":"0x1"}]},"REDGE":{"name":"REDGE","description":"Valid Pixel Clock Edge Select","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REDGE_0","description":"Pixel data is latched at the falling edge of CSI_PIXCLK","value":"0"},{"name":"REDGE_1","description":"Pixel data is latched at the rising edge of CSI_PIXCLK","value":"0x1"}]},"INV_PCLK":{"name":"INV_PCLK","description":"Invert Pixel Clock Input","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INV_PCLK_0","description":"CSI_PIXCLK is directly applied to internal circuitry","value":"0"},{"name":"INV_PCLK_1","description":"CSI_PIXCLK is inverted before applied to internal circuitry","value":"0x1"}]},"INV_DATA":{"name":"INV_DATA","description":"Invert Data Input. This bit enables or disables internal inverters on the data lines.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INV_DATA_0","description":"CSI_D[7:0] data lines are directly applied to internal circuitry","value":"0"},{"name":"INV_DATA_1","description":"CSI_D[7:0] data lines are inverted before applied to internal circuitry","value":"0x1"}]},"GCLK_MODE":{"name":"GCLK_MODE","description":"Gated Clock Mode Enable","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GCLK_MODE_0","description":"Non-gated clock mode. All incoming pixel clocks are valid. HSYNC is ignored.","value":"0"},{"name":"GCLK_MODE_1","description":"Gated clock mode. Pixel clock signal is valid only when HSYNC is active.","value":"0x1"}]},"CLR_RXFIFO":{"name":"CLR_RXFIFO","description":"Asynchronous RXFIFO Clear","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLR_STATFIFO":{"name":"CLR_STATFIFO","description":"Asynchronous STATFIFO Clear","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PACK_DIR":{"name":"PACK_DIR","description":"Data Packing Direction","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PACK_DIR_0","description":"Pack from LSB first. For image data, 0x11, 0x22, 0x33, 0x44, it will appear as 0x44332211 in RX FIFO. For stat data, 0xAAAA, 0xBBBB, it will appear as 0xBBBBAAAA in STAT FIFO.","value":"0"},{"name":"PACK_DIR_1","description":"Pack from MSB first. For image data, 0x11, 0x22, 0x33, 0x44, it will appear as 0x11223344 in RX FIFO. For stat data, 0xAAAA, 0xBBBB, it will appear as 0xAAAABBBB in STAT FIFO.","value":"0x1"}]},"FCC":{"name":"FCC","description":"FIFO Clear Control","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FCC_0","description":"Asynchronous FIFO clear is selected.","value":"0"},{"name":"FCC_1","description":"Synchronous FIFO clear is selected.","value":"0x1"}]},"CCIR_EN":{"name":"CCIR_EN","description":"BT.656 Interface Enable. This bit selects the type of interface used.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCIR_EN_0","description":"Traditional interface is selected.","value":"0"},{"name":"CCIR_EN_1","description":"BT.656 interface is selected.","value":"0x1"}]},"HSYNC_POL":{"name":"HSYNC_POL","description":"HSYNC Polarity Select","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HSYNC_POL_0","description":"HSYNC is active low","value":"0"},{"name":"HSYNC_POL_1","description":"HSYNC is active high","value":"0x1"}]},"SOF_INTEN":{"name":"SOF_INTEN","description":"Start Of Frame (SOF) Interrupt Enable. This bit enables the SOF interrupt.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SOF_INTEN_0","description":"SOF interrupt disable","value":"0"},{"name":"SOF_INTEN_1","description":"SOF interrupt enable","value":"0x1"}]},"SOF_POL":{"name":"SOF_POL","description":"SOF Interrupt Polarity. This bit controls the condition that generates an SOF interrupt.","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SOF_POL_0","description":"SOF interrupt is generated on SOF falling edge","value":"0"},{"name":"SOF_POL_1","description":"SOF interrupt is generated on SOF rising edge","value":"0x1"}]},"RXFF_INTEN":{"name":"RXFF_INTEN","description":"RxFIFO Full Interrupt Enable. This bit enables the RxFIFO full interrupt.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RXFF_INTEN_0","description":"RxFIFO full interrupt disable","value":"0"},{"name":"RXFF_INTEN_1","description":"RxFIFO full interrupt enable","value":"0x1"}]},"FB1_DMA_DONE_INTEN":{"name":"FB1_DMA_DONE_INTEN","description":"Frame Buffer1 DMA Transfer Done Interrupt Enable","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FB1_DMA_DONE_INTEN_0","description":"Frame Buffer1 DMA Transfer Done interrupt disable","value":"0"},{"name":"FB1_DMA_DONE_INTEN_1","description":"Frame Buffer1 DMA Transfer Done interrupt enable","value":"0x1"}]},"FB2_DMA_DONE_INTEN":{"name":"FB2_DMA_DONE_INTEN","description":"Frame Buffer2 DMA Transfer Done Interrupt Enable","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FB2_DMA_DONE_INTEN_0","description":"Frame Buffer2 DMA Transfer Done interrupt disable","value":"0"},{"name":"FB2_DMA_DONE_INTEN_1","description":"Frame Buffer2 DMA Transfer Done interrupt enable","value":"0x1"}]},"STATFF_INTEN":{"name":"STATFF_INTEN","description":"STATFIFO Full Interrupt Enable. This bit enables the STAT FIFO interrupt.","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STATFF_INTEN_0","description":"STATFIFO full interrupt disable","value":"0"},{"name":"STATFF_INTEN_1","description":"STATFIFO full interrupt enable","value":"0x1"}]},"SFF_DMA_DONE_INTEN":{"name":"SFF_DMA_DONE_INTEN","description":"STATFIFO DMA Transfer Done Interrupt Enable","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SFF_DMA_DONE_INTEN_0","description":"STATFIFO DMA Transfer Done interrupt disable","value":"0"},{"name":"SFF_DMA_DONE_INTEN_1","description":"STATFIFO DMA Transfer Done interrupt enable","value":"0x1"}]},"RF_OR_INTEN":{"name":"RF_OR_INTEN","description":"RxFIFO Overrun Interrupt Enable. This bit enables the RX FIFO overrun interrupt.","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RF_OR_INTEN_0","description":"RxFIFO overrun interrupt is disabled","value":"0"},{"name":"RF_OR_INTEN_1","description":"RxFIFO overrun interrupt is enabled","value":"0x1"}]},"SF_OR_INTEN":{"name":"SF_OR_INTEN","description":"STAT FIFO Overrun Interrupt Enable. This bit enables the STATFIFO overrun interrupt.","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SF_OR_INTEN_0","description":"STATFIFO overrun interrupt is disabled","value":"0"},{"name":"SF_OR_INTEN_1","description":"STATFIFO overrun interrupt is enabled","value":"0x1"}]},"COF_INT_EN":{"name":"COF_INT_EN","description":"Change Of Image Field (COF) Interrupt Enable","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COF_INT_EN_0","description":"COF interrupt is disabled","value":"0"},{"name":"COF_INT_EN_1","description":"COF interrupt is enabled","value":"0x1"}]},"CCIR_MODE":{"name":"CCIR_MODE","description":"BT","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCIR_MODE_0","description":"Progressive mode is selected","value":"0"},{"name":"CCIR_MODE_1","description":"Interlace mode is selected","value":"0x1"}]},"PrP_IF_EN":{"name":"PrP_IF_EN","description":"CSI-PrP Interface Enable","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PrP_IF_EN_0","description":"CSI to PrP bus is disabled","value":"0"},{"name":"PrP_IF_EN_1","description":"CSI to PrP bus is enabled","value":"0x1"}]},"EOF_INT_EN":{"name":"EOF_INT_EN","description":"End-of-Frame Interrupt Enable. This bit enables and disables the EOF interrupt.","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EOF_INT_EN_0","description":"EOF interrupt is disabled.","value":"0"},{"name":"EOF_INT_EN_1","description":"EOF interrupt is generated when RX count value is reached.","value":"0x1"}]},"EXT_VSYNC":{"name":"EXT_VSYNC","description":"External VSYNC Enable","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXT_VSYNC_0","description":"Internal VSYNC mode","value":"0"},{"name":"EXT_VSYNC_1","description":"External VSYNC mode","value":"0x1"}]},"SWAP16_EN":{"name":"SWAP16_EN","description":"SWAP 16-Bit Enable","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SWAP16_EN_0","description":"Disable swapping","value":"0"},{"name":"SWAP16_EN_1","description":"Enable swapping","value":"0x1"}]}}},"CR2":{"name":"CR2","description":"CSI Control Register 2","addressOffset":"0x4","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"HSC":{"name":"HSC","description":"Horizontal Skip Count","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"HSC_0","description":"Number of pixels to skip minus 1","value":"0"},{"name":"HSC_1","description":"Number of pixels to skip minus 1","value":"0x1"},{"name":"HSC_2","description":"Number of pixels to skip minus 1","value":"0x2"},{"name":"HSC_3","description":"Number of pixels to skip minus 1","value":"0x3"},{"name":"HSC_4","description":"Number of pixels to skip minus 1","value":"0x4"},{"name":"HSC_5","description":"Number of pixels to skip minus 1","value":"0x5"},{"name":"HSC_6","description":"Number of pixels to skip minus 1","value":"0x6"},{"name":"HSC_7","description":"Number of pixels to skip minus 1","value":"0x7"},{"name":"HSC_8","description":"Number of pixels to skip minus 1","value":"0x8"},{"name":"HSC_9","description":"Number of pixels to skip minus 1","value":"0x9"}]},"VSC":{"name":"VSC","description":"Vertical Skip Count. Contains the number of rows to skip. SCE must be 1, otherwise VSC is ignored.","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"VSC_0","description":"Number of rows to skip minus 1","value":"0"},{"name":"VSC_1","description":"Number of rows to skip minus 1","value":"0x1"},{"name":"VSC_2","description":"Number of rows to skip minus 1","value":"0x2"},{"name":"VSC_3","description":"Number of rows to skip minus 1","value":"0x3"},{"name":"VSC_4","description":"Number of rows to skip minus 1","value":"0x4"},{"name":"VSC_5","description":"Number of rows to skip minus 1","value":"0x5"},{"name":"VSC_6","description":"Number of rows to skip minus 1","value":"0x6"},{"name":"VSC_7","description":"Number of rows to skip minus 1","value":"0x7"},{"name":"VSC_8","description":"Number of rows to skip minus 1","value":"0x8"},{"name":"VSC_9","description":"Number of rows to skip minus 1","value":"0x9"}]},"LVRM":{"name":"LVRM","description":"Live View Resolution Mode. Selects the grid size used for live view resolution.","bitOffset":16,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"LVRM_0","description":"512 x 384","value":"0"},{"name":"LVRM_1","description":"448 x 336","value":"0x1"},{"name":"LVRM_2","description":"384 x 288","value":"0x2"},{"name":"LVRM_3","description":"384 x 256","value":"0x3"},{"name":"LVRM_4","description":"320 x 240","value":"0x4"},{"name":"LVRM_5","description":"288 x 216","value":"0x5"},{"name":"LVRM_6","description":"400 x 300","value":"0x6"}]},"BTS":{"name":"BTS","description":"Bayer Tile Start. Controls the Bayer pattern starting point.","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"BTS_0","description":"GR","value":"0"},{"name":"BTS_1","description":"RG","value":"0x1"},{"name":"BTS_2","description":"BG","value":"0x2"},{"name":"BTS_3","description":"GB","value":"0x3"}]},"SCE":{"name":"SCE","description":"Skip Count Enable","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SCE_0","description":"Skip count disable","value":"0"},{"name":"SCE_1","description":"Skip count enable","value":"0x1"}]},"AFS":{"name":"AFS","description":"Auto Focus Spread. Selects which green pixels are used for auto-focus.","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"AFS_0","description":"Abs Diff on consecutive green pixels","value":"0"},{"name":"AFS_1","description":"Abs Diff on every third green pixels","value":"0x1"},{"name":"AFS_2","description":"Abs Diff on every four green pixels","value":"#1x"}]},"DRM":{"name":"DRM","description":"Double Resolution Mode. Controls size of statistics grid.","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DRM_0","description":"Stats grid of 8 x 6","value":"0"},{"name":"DRM_1","description":"Stats grid of 8 x 12","value":"0x1"}]},"DMA_BURST_TYPE_SFF":{"name":"DMA_BURST_TYPE_SFF","description":"Burst Type of DMA Transfer from STATFIFO. Selects the burst type of DMA transfer from STATFIFO.","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DMA_BURST_TYPE_SFF_0","description":"INCR8","value":"#x0"},{"name":"DMA_BURST_TYPE_SFF_1","description":"INCR4","value":"0x1"},{"name":"DMA_BURST_TYPE_SFF_3","description":"INCR16","value":"0x3"}]},"DMA_BURST_TYPE_RFF":{"name":"DMA_BURST_TYPE_RFF","description":"Burst Type of DMA Transfer from RxFIFO. Selects the burst type of DMA transfer from RxFIFO.","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DMA_BURST_TYPE_RFF_0","description":"INCR8","value":"#x0"},{"name":"DMA_BURST_TYPE_RFF_1","description":"INCR4","value":"0x1"},{"name":"DMA_BURST_TYPE_RFF_3","description":"INCR16","value":"0x3"}]}}},"CR3":{"name":"CR3","description":"CSI Control Register 3","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ECC_AUTO_EN":{"name":"ECC_AUTO_EN","description":"Automatic Error Correction Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ECC_AUTO_EN_0","description":"Auto Error correction is disabled.","value":"0"},{"name":"ECC_AUTO_EN_1","description":"Auto Error correction is enabled.","value":"0x1"}]},"ECC_INT_EN":{"name":"ECC_INT_EN","description":"Error Detection Interrupt Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ECC_INT_EN_0","description":"No interrupt is generated when error is detected. Only the status bit ECC_INT is set.","value":"0"},{"name":"ECC_INT_EN_1","description":"Interrupt is generated when error is detected.","value":"0x1"}]},"ZERO_PACK_EN":{"name":"ZERO_PACK_EN","description":"Dummy Zero Packing Enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO_PACK_EN_0","description":"Zero packing disabled","value":"0"},{"name":"ZERO_PACK_EN_1","description":"Zero packing enabled","value":"0x1"}]},"SENSOR_16BITS":{"name":"SENSOR_16BITS","description":"16-bit Sensor Mode","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SENSOR_16BITS_0","description":"Only one 8-bit sensor is connected.","value":"0"},{"name":"SENSOR_16BITS_1","description":"One 16-bit sensor is connected.","value":"0x1"}]},"RxFF_LEVEL":{"name":"RxFF_LEVEL","description":"RxFIFO Full Level","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"RxFF_LEVEL_0","description":"4 Double words","value":"0"},{"name":"RxFF_LEVEL_1","description":"8 Double words","value":"0x1"},{"name":"RxFF_LEVEL_2","description":"16 Double words","value":"0x2"},{"name":"RxFF_LEVEL_3","description":"24 Double words","value":"0x3"},{"name":"RxFF_LEVEL_4","description":"32 Double words","value":"0x4"},{"name":"RxFF_LEVEL_5","description":"48 Double words","value":"0x5"},{"name":"RxFF_LEVEL_6","description":"64 Double words","value":"0x6"},{"name":"RxFF_LEVEL_7","description":"96 Double words","value":"0x7"}]},"HRESP_ERR_EN":{"name":"HRESP_ERR_EN","description":"Hresponse Error Enable. This bit enables the hresponse (AHB protocol standard) error interrupt.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HRESP_ERR_EN_0","description":"Disable hresponse error interrupt","value":"0"},{"name":"HRESP_ERR_EN_1","description":"Enable hresponse error interrupt","value":"0x1"}]},"STATFF_LEVEL":{"name":"STATFF_LEVEL","description":"STATFIFO Full Level","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"STATFF_LEVEL_0","description":"4 Double words","value":"0"},{"name":"STATFF_LEVEL_1","description":"8 Double words","value":"0x1"},{"name":"STATFF_LEVEL_2","description":"12 Double words","value":"0x2"},{"name":"STATFF_LEVEL_3","description":"16 Double words","value":"0x3"},{"name":"STATFF_LEVEL_4","description":"24 Double words","value":"0x4"},{"name":"STATFF_LEVEL_5","description":"32 Double words","value":"0x5"},{"name":"STATFF_LEVEL_6","description":"48 Double words","value":"0x6"},{"name":"STATFF_LEVEL_7","description":"64 Double words","value":"0x7"}]},"DMA_REQ_EN_SFF":{"name":"DMA_REQ_EN_SFF","description":"DMA Request Enable for STATFIFO","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_REQ_EN_SFF_0","description":"Disable the dma request","value":"0"},{"name":"DMA_REQ_EN_SFF_1","description":"Enable the dma request","value":"0x1"}]},"DMA_REQ_EN_RFF":{"name":"DMA_REQ_EN_RFF","description":"DMA Request Enable for RxFIFO","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_REQ_EN_RFF_0","description":"Disable the dma request","value":"0"},{"name":"DMA_REQ_EN_RFF_1","description":"Enable the dma request","value":"0x1"}]},"DMA_REFLASH_SFF":{"name":"DMA_REFLASH_SFF","description":"Reflash DMA Controller for STATFIFO","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_REFLASH_SFF_0","description":"No reflashing","value":"0"},{"name":"DMA_REFLASH_SFF_1","description":"Reflash the embedded DMA controller","value":"0x1"}]},"DMA_REFLASH_RFF":{"name":"DMA_REFLASH_RFF","description":"Reflash DMA Controller for RxFIFO","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_REFLASH_RFF_0","description":"No reflashing","value":"0"},{"name":"DMA_REFLASH_RFF_1","description":"Reflash the embedded DMA controller","value":"0x1"}]},"FRMCNT_RST":{"name":"FRMCNT_RST","description":"Frame Count Reset. Resets the Frame Counter. (Cleared automatically after reset is done)","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FRMCNT_RST_0","description":"Do not reset","value":"0"},{"name":"FRMCNT_RST_1","description":"Reset frame counter immediately","value":"0x1"}]},"FRMCNT":{"name":"FRMCNT","description":"Frame Counter","bitOffset":16,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"STATFIFO":{"name":"STATFIFO","description":"CSI Statistic FIFO Register","addressOffset":"0xC","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"STAT":{"name":"STAT","description":"Static data from sensor","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"RFIFO":{"name":"RFIFO","description":"CSI RX FIFO Register","addressOffset":"0x10","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMAGE":{"name":"IMAGE","description":"Received image data","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"RXCNT":{"name":"RXCNT","description":"CSI RX Count Register","addressOffset":"0x14","size":32,"access":"read-write","resetValue":"0x9600","resetMask":"0xFFFFFFFF","fields":{"RXCNT":{"name":"RXCNT","description":"RxFIFO Count","bitOffset":0,"bitWidth":22,"access":"read-write","enumeratedValues":[]}}},"SR":{"name":"SR","description":"CSI Status Register","addressOffset":"0x18","size":32,"access":"read-write","resetValue":"0x80004000","resetMask":"0xFFFFFFFF","fields":{"DRDY":{"name":"DRDY","description":"RXFIFO Data Ready","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DRDY_0","description":"No data (word) is ready","value":"0"},{"name":"DRDY_1","description":"At least 1 datum (word) is ready in RXFIFO.","value":"0x1"}]},"ECC_INT":{"name":"ECC_INT","description":"BT","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ECC_INT_0","description":"No error detected","value":"0"},{"name":"ECC_INT_1","description":"Error is detected in BT.656 coding","value":"0x1"}]},"HRESP_ERR_INT":{"name":"HRESP_ERR_INT","description":"Hresponse Error Interrupt Status","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HRESP_ERR_INT_0","description":"No hresponse error.","value":"0"},{"name":"HRESP_ERR_INT_1","description":"Hresponse error is detected.","value":"0x1"}]},"COF_INT":{"name":"COF_INT","description":"Change Of Field Interrupt Status","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COF_INT_0","description":"Video field has no change.","value":"0"},{"name":"COF_INT_1","description":"Change of video field is detected.","value":"0x1"}]},"F1_INT":{"name":"F1_INT","description":"BT","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"F1_INT_0","description":"Field 1 of video is not detected.","value":"0"},{"name":"F1_INT_1","description":"Field 1 of video is about to start.","value":"0x1"}]},"F2_INT":{"name":"F2_INT","description":"BT","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"F2_INT_0","description":"Field 2 of video is not detected","value":"0"},{"name":"F2_INT_1","description":"Field 2 of video is about to start","value":"0x1"}]},"SOF_INT":{"name":"SOF_INT","description":"Start of Frame Interrupt Status. Indicates when SOF is detected. (Cleared by writing 1)","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SOF_INT_0","description":"SOF is not detected.","value":"0"},{"name":"SOF_INT_1","description":"SOF is detected.","value":"0x1"}]},"EOF_INT":{"name":"EOF_INT","description":"End of Frame (EOF) Interrupt Status. Indicates when EOF is detected. (Cleared by writing 1)","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EOF_INT_0","description":"EOF is not detected.","value":"0"},{"name":"EOF_INT_1","description":"EOF is detected.","value":"0x1"}]},"RxFF_INT":{"name":"RxFF_INT","description":"RXFIFO Full Interrupt Status","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RxFF_INT_0","description":"RxFIFO is not full.","value":"0"},{"name":"RxFF_INT_1","description":"RxFIFO is full.","value":"0x1"}]},"DMA_TSF_DONE_FB1":{"name":"DMA_TSF_DONE_FB1","description":"DMA Transfer Done in Frame Buffer1","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_TSF_DONE_FB1_0","description":"DMA transfer is not completed.","value":"0"},{"name":"DMA_TSF_DONE_FB1_1","description":"DMA transfer is completed.","value":"0x1"}]},"DMA_TSF_DONE_FB2":{"name":"DMA_TSF_DONE_FB2","description":"DMA Transfer Done in Frame Buffer2","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_TSF_DONE_FB2_0","description":"DMA transfer is not completed.","value":"0"},{"name":"DMA_TSF_DONE_FB2_1","description":"DMA transfer is completed.","value":"0x1"}]},"STATFF_INT":{"name":"STATFF_INT","description":"STATFIFO Full Interrupt Status","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STATFF_INT_0","description":"STATFIFO is not full.","value":"0"},{"name":"STATFF_INT_1","description":"STATFIFO is full.","value":"0x1"}]},"DMA_TSF_DONE_SFF":{"name":"DMA_TSF_DONE_SFF","description":"DMA Transfer Done from StatFIFO","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_TSF_DONE_SFF_0","description":"DMA transfer is not completed.","value":"0"},{"name":"DMA_TSF_DONE_SFF_1","description":"DMA transfer is completed.","value":"0x1"}]},"RF_OR_INT":{"name":"RF_OR_INT","description":"RxFIFO Overrun Interrupt Status","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RF_OR_INT_0","description":"RXFIFO has not overflowed.","value":"0"},{"name":"RF_OR_INT_1","description":"RXFIFO has overflowed.","value":"0x1"}]},"SF_OR_INT":{"name":"SF_OR_INT","description":"STATFIFO Overrun Interrupt Status","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SF_OR_INT_0","description":"STATFIFO has not overflowed.","value":"0"},{"name":"SF_OR_INT_1","description":"STATFIFO has overflowed.","value":"0x1"}]},"DMA_FIELD1_DONE":{"name":"DMA_FIELD1_DONE","description":"When DMA field 1 is complete, this bit will be set to 1(clear by writing 1).","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DMA_FIELD0_DONE":{"name":"DMA_FIELD0_DONE","description":"When DMA field 0 is complete, this bit will be set to 1(clear by writing 1).","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BASEADDR_CHHANGE_ERROR":{"name":"BASEADDR_CHHANGE_ERROR","description":"When using base address switching enable, this bit will be 1 when switching occur before DMA complete","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"DMASA_STATFIFO":{"name":"DMASA_STATFIFO","description":"CSI DMA Start Address Register - for STATFIFO","addressOffset":"0x20","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DMA_START_ADDR_SFF":{"name":"DMA_START_ADDR_SFF","description":"DMA Start Address for STATFIFO","bitOffset":2,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"DMATS_STATFIFO":{"name":"DMATS_STATFIFO","description":"CSI DMA Transfer Size Register - for STATFIFO","addressOffset":"0x24","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DMA_TSF_SIZE_SFF":{"name":"DMA_TSF_SIZE_SFF","description":"DMA Transfer Size for STATFIFO","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"DMASA_FB1":{"name":"DMASA_FB1","description":"CSI DMA Start Address Register - for Frame Buffer1","addressOffset":"0x28","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DMA_START_ADDR_FB1":{"name":"DMA_START_ADDR_FB1","description":"DMA Start Address in Frame Buffer1","bitOffset":2,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"DMASA_FB2":{"name":"DMASA_FB2","description":"CSI DMA Transfer Size Register - for Frame Buffer2","addressOffset":"0x2C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DMA_START_ADDR_FB2":{"name":"DMA_START_ADDR_FB2","description":"DMA Start Address in Frame Buffer2","bitOffset":2,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"FBUF_PARA":{"name":"FBUF_PARA","description":"CSI Frame Buffer Parameter Register","addressOffset":"0x30","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FBUF_STRIDE":{"name":"FBUF_STRIDE","description":"Frame Buffer Parameter","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]},"DEINTERLACE_STRIDE":{"name":"DEINTERLACE_STRIDE","description":"DEINTERLACE_STRIDE is only used in the deinterlace mode","bitOffset":16,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"IMAG_PARA":{"name":"IMAG_PARA","description":"CSI Image Parameter Register","addressOffset":"0x34","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMAGE_HEIGHT":{"name":"IMAGE_HEIGHT","description":"Image Height. Indicates how many pixels in a column of the image from the sensor.","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]},"IMAGE_WIDTH":{"name":"IMAGE_WIDTH","description":"This field indicates the number of active pixel cycles per line","bitOffset":16,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"CR18":{"name":"CR18","description":"CSI Control Register 18","addressOffset":"0x48","size":32,"access":"read-write","resetValue":"0x2D000","resetMask":"0xFFFFFFFF","fields":{"DEINTERLACE_EN":{"name":"DEINTERLACE_EN","description":"This bit is used to select the output method When input is standard BT.656 video.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEINTERLACE_EN_0","description":"Deinterlace disabled","value":"0"},{"name":"DEINTERLACE_EN_1","description":"Deinterlace enabled","value":"0x1"}]},"PARALLEL24_EN":{"name":"PARALLEL24_EN","description":"Enable bit for Parallel RGB888/YUV444 24bit input","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PARALLEL24_EN_0","description":"Input is disabled","value":"0"},{"name":"PARALLEL24_EN_1","description":"Input is enabled","value":"0x1"}]},"BASEADDR_SWITCH_EN":{"name":"BASEADDR_SWITCH_EN","description":"When this bit is enabled, CSI DMA will switch the base address according to BASEADDR_SWITCH_SEL rather than automatically by DMA completed","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BASEADDR_SWITCH_SEL":{"name":"BASEADDR_SWITCH_SEL","description":"CSI 2 base addresses switching method. When using this bit, BASEADDR_SWITCH_EN is 1.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BASEADDR_SWITCH_SEL_0","description":"Switching base address at the edge of the vsync","value":"0"},{"name":"BASEADDR_SWITCH_SEL_1","description":"Switching base address at the edge of the first data of each frame","value":"0x1"}]},"FIELD0_DONE_IE":{"name":"FIELD0_DONE_IE","description":"In interlace mode, field 0 means interrupt enabled.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FIELD0_DONE_IE_0","description":"Interrupt disabled","value":"0"},{"name":"FIELD0_DONE_IE_1","description":"Interrupt enabled","value":"0x1"}]},"DMA_FIELD1_DONE_IE":{"name":"DMA_FIELD1_DONE_IE","description":"When in interlace mode, field 1 done interrupt enable.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMA_FIELD1_DONE_IE_0","description":"Interrupt disabled","value":"0"},{"name":"DMA_FIELD1_DONE_IE_1","description":"Interrupt enabled","value":"0x1"}]},"LAST_DMA_REQ_SEL":{"name":"LAST_DMA_REQ_SEL","description":"Choosing the last DMA request condition","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LAST_DMA_REQ_SEL_0","description":"fifo_full_level","value":"0"},{"name":"LAST_DMA_REQ_SEL_1","description":"hburst_length","value":"0x1"}]},"BASEADDR_CHANGE_ERROR_IE":{"name":"BASEADDR_CHANGE_ERROR_IE","description":"Base address change error interrupt enable signal.","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BASEADDR_CHANGE_ERROR_IE_0","description":"Interrupt disabled","value":"0"},{"name":"BASEADDR_CHANGE_ERROR_IE_1","description":"Interrupt enabled","value":"0x1"}]},"RGB888A_FORMAT_SEL":{"name":"RGB888A_FORMAT_SEL","description":"Output is 32-bit format.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RGB888A_FORMAT_SEL_0","description":"{8'h0, data[23:0]}","value":"0"},{"name":"RGB888A_FORMAT_SEL_1","description":"{data[23:0], 8'h0}","value":"0x1"}]},"AHB_HPROT":{"name":"AHB_HPROT","description":"Hprot value in AHB bus protocol.","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"MASK_OPTION":{"name":"MASK_OPTION","description":"These bits used to choose the method to mask the CSI input.","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"MASK_OPTION_0","description":"Writing to memory (OCRAM or external DDR) from first completely frame, when using this option, the CSI_ENABLE should be 1.","value":"0"},{"name":"MASK_OPTION_1","description":"Writing to memory when CSI_ENABLE is 1.","value":"0x1"},{"name":"MASK_OPTION_2","description":"Writing to memory from second completely frame, when using this option, the CSI_ENABLE should be 1.","value":"0x2"},{"name":"MASK_OPTION_3","description":"Writing to memory when data comes in, not matter the CSI_ENABLE is 1 or 0.","value":"0x3"}]},"CSI_ENABLE":{"name":"CSI_ENABLE","description":"CSI global enable signal","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"CR19":{"name":"CR19","description":"CSI Control Register 19","addressOffset":"0x4C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DMA_RFIFO_HIGHEST_FIFO_LEVEL":{"name":"DMA_RFIFO_HIGHEST_FIFO_LEVEL","description":"This byte stores the highest FIFO level achieved by CSI FIFO timely and will be clear by writing 8'ff to it","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}}},"derivedFrom":null}