{
    "DESIGN_NAME": "iob_eth",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    
    "BASE_SDC_FILE": "dir::iob_eth.sdc",

    "DIE_AREA": "0 0 1600 1600",
    "FP_CORE_UTIL": 50,
    "PL_TARGET_DENSITY": 0.55,

    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",

    "FP_PDN_MACRO_HOOKS": "tx_buffer.sram_tdp vccd1 vssd1 vccd1 vssd1, rx_buffer.sram_tdp vccd1 vssd1 vccd1 vssd1",

    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",

    "EXTRA_LEFS":      "/openlane/pdks/sky130B/libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef",
    "EXTRA_GDS_FILES": "/openlane/pdks/sky130B/libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds",
    "EXTRA_LIBS":      "/openlane/pdks/sky130B/libs.ref/sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib",
    "VERILOG_FILES_BLACKBOX": "dir::bb/*.v",

    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false,
    "RUN_LAYOUT_XOR": false
}
