{
  "module_name": "rtl8712_spec.h",
  "hash_id": "4045c50ef24300e0ff9aa8fd9a35251a4e565260d8e854bbb198c83b11525dfd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8712/rtl8712_spec.h",
  "human_readable_source": " \n \n#ifndef __RTL8712_SPEC_H__\n#define __RTL8712_SPEC_H__\n\n#define RTL8712_IOBASE_TXPKT\t\t0x10200000\t \n#define RTL8712_IOBASE_RXPKT\t\t0x10210000\t \n#define RTL8712_IOBASE_RXCMD\t\t0x10220000\t \n#define RTL8712_IOBASE_TXSTATUS\t\t0x10230000\t \n#define RTL8712_IOBASE_RXSTATUS\t\t0x10240000\t \n#define RTL8712_IOBASE_IOREG\t\t0x10250000\t \n#define RTL8712_IOBASE_SCHEDULER\t0x10260000\t \n\n#define RTL8712_IOBASE_TRXDMA\t\t0x10270000\t \n#define RTL8712_IOBASE_TXLLT\t\t0x10280000\t \n#define RTL8712_IOBASE_WMAC\t\t0x10290000\t \n#define RTL8712_IOBASE_FW2HW\t\t0x102A0000\t \n#define RTL8712_IOBASE_ACCESS_PHYREG\t0x102B0000\t \n\n#define RTL8712_IOBASE_FF\t0x10300000  \n\n \n#define RTL8712_SYSCFG_\t\tRTL8712_IOBASE_IOREG\n#define RTL8712_CMDCTRL_\t(RTL8712_IOBASE_IOREG + 0x40)\n#define RTL8712_MACIDSETTING_\t(RTL8712_IOBASE_IOREG + 0x50)\n#define RTL8712_TIMECTRL_\t(RTL8712_IOBASE_IOREG + 0x80)\n#define RTL8712_FIFOCTRL_\t(RTL8712_IOBASE_IOREG + 0xA0)\n#define RTL8712_RATECTRL_\t(RTL8712_IOBASE_IOREG + 0x160)\n#define RTL8712_EDCASETTING_\t(RTL8712_IOBASE_IOREG + 0x1D0)\n#define RTL8712_WMAC_\t\t(RTL8712_IOBASE_IOREG + 0x200)\n#define RTL8712_SECURITY_\t(RTL8712_IOBASE_IOREG + 0x240)\n#define RTL8712_POWERSAVE_\t(RTL8712_IOBASE_IOREG + 0x260)\n#define RTL8712_GP_\t\t(RTL8712_IOBASE_IOREG + 0x2E0)\n#define RTL8712_INTERRUPT_\t(RTL8712_IOBASE_IOREG + 0x300)\n#define RTL8712_DEBUGCTRL_\t(RTL8712_IOBASE_IOREG + 0x310)\n#define RTL8712_OFFLOAD_\t(RTL8712_IOBASE_IOREG + 0x2D0)\n\n \n#define RTL8712_DMA_BCNQ\t(RTL8712_IOBASE_FF + 0x10000)\n#define RTL8712_DMA_MGTQ\t(RTL8712_IOBASE_FF + 0x20000)\n#define RTL8712_DMA_BMCQ\t(RTL8712_IOBASE_FF + 0x30000)\n#define RTL8712_DMA_VOQ\t\t(RTL8712_IOBASE_FF + 0x40000)\n#define RTL8712_DMA_VIQ\t\t(RTL8712_IOBASE_FF + 0x50000)\n#define RTL8712_DMA_BEQ\t\t(RTL8712_IOBASE_FF + 0x60000)\n#define RTL8712_DMA_BKQ\t\t(RTL8712_IOBASE_FF + 0x70000)\n#define RTL8712_DMA_RX0FF\t(RTL8712_IOBASE_FF + 0x80000)\n#define RTL8712_DMA_H2CCMD\t(RTL8712_IOBASE_FF + 0x90000)\n#define RTL8712_DMA_C2HCMD\t(RTL8712_IOBASE_FF + 0xA0000)\n\n \n\n \n#define\tDID_SDIO_LOCAL\t\t\t0\t \n#define\tDID_WLAN_IOREG\t\t\t1\t \n#define\tDID_WLAN_FIFO\t\t\t3\t \n#define   DID_UNDEFINE\t\t\t\t(-1)\n\n#define CMD_ADDR_MAPPING_SHIFT\t\t2\t \n\n \n#define\tOFFSET_SDIO_LOCAL\t\t\t\t0x0FFF\n\n \n#define OFFSET_WLAN_IOREG\t\t\t\t0x0FFF\n\n \n#define\tOFFSET_TX_BCNQ\t\t\t\t0x0300\n#define\tOFFSET_TX_HIQ\t\t\t\t\t0x0310\n#define\tOFFSET_TX_CMDQ\t\t\t\t0x0320\n#define\tOFFSET_TX_MGTQ\t\t\t\t0x0330\n#define\tOFFSET_TX_HCCAQ\t\t\t\t0x0340\n#define\tOFFSET_TX_VOQ\t\t\t\t\t0x0350\n#define\tOFFSET_TX_VIQ\t\t\t\t\t0x0360\n#define\tOFFSET_TX_BEQ\t\t\t\t\t0x0370\n#define\tOFFSET_TX_BKQ\t\t\t\t\t0x0380\n#define\tOFFSET_RX_RX0FFQ\t\t\t\t0x0390\n#define\tOFFSET_RX_C2HFFQ\t\t\t\t0x03A0\n\n#define\tBK_QID_01\t1\n#define\tBK_QID_02\t2\n#define\tBE_QID_01\t0\n#define\tBE_QID_02\t3\n#define\tVI_QID_01\t4\n#define\tVI_QID_02\t5\n#define\tVO_QID_01\t6\n#define\tVO_QID_02\t7\n#define\tHCCA_QID_01\t8\n#define\tHCCA_QID_02\t9\n#define\tHCCA_QID_03\t10\n#define\tHCCA_QID_04\t11\n#define\tHCCA_QID_05\t12\n#define\tHCCA_QID_06\t13\n#define\tHCCA_QID_07\t14\n#define\tHCCA_QID_08\t15\n#define\tHI_QID\t\t17\n#define\tCMD_QID\t19\n#define\tMGT_QID\t18\n#define\tBCN_QID\t16\n\n#include \"rtl8712_regdef.h\"\n\n#include \"rtl8712_bitdef.h\"\n\n#include \"basic_types.h\"\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}