INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:54:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 buffer25/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.322ns (26.628%)  route 3.643ns (73.372%))
  Logic Levels:           11  (CARRY4=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1800, unset)         0.508     0.508    buffer25/clk
    SLICE_X41Y88         FDRE                                         r  buffer25/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer25/outs_reg[1]/Q
                         net (fo=5, routed)           0.450     1.156    buffer25/Q[1]
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.121     1.277 f  buffer25/fullReg_i_5__3/O
                         net (fo=4, routed)           0.273     1.550    buffer25/control/transmitValue_reg_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.043     1.593 f  buffer25/control/fullReg_i_2__5/O
                         net (fo=8, routed)           0.427     2.021    control_merge0/fork_valid/generateBlocks[0].regblock/Full_reg_0
    SLICE_X43Y88         LUT5 (Prop_lut5_I4_O)        0.050     2.071 r  control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_i_3__0/O
                         net (fo=5, routed)           0.541     2.612    buffer5/fifo/Full_reg_2
    SLICE_X31Y88         LUT5 (Prop_lut5_I4_O)        0.133     2.745 f  buffer5/fifo/a_loadEn_INST_0_i_2/O
                         net (fo=4, routed)           0.268     3.013    control_merge1/fork_valid/generateBlocks[1].regblock/dataReg[5]_i_3__0_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I3_O)        0.126     3.139 f  control_merge1/fork_valid/generateBlocks[1].regblock/TEMP_9_double_out_01_carry_i_9__0/O
                         net (fo=15, routed)          0.547     3.686    control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_reg_0
    SLICE_X25Y83         LUT4 (Prop_lut4_I0_O)        0.043     3.729 r  control_merge1/fork_valid/generateBlocks[1].regblock/stq_addr_valid_5_q_i_3/O
                         net (fo=22, routed)          0.352     4.081    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_valid_5_q_reg_0
    SLICE_X24Y79         LUT6 (Prop_lut6_I0_O)        0.043     4.124 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.124    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_i_8__0_n_0
    SLICE_X24Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.375 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.375    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.424 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.424    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     4.569 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1/O[3]
                         net (fo=2, routed)           0.326     4.894    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1_n_4
    SLICE_X25Y81         LUT5 (Prop_lut5_I3_O)        0.120     5.014 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_5_q[4]_i_1__0/O
                         net (fo=5, routed)           0.458     5.473    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_5
    SLICE_X19Y78         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1800, unset)         0.483     6.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X19Y78         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[1]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X19Y78         FDRE (Setup_fdre_C_CE)      -0.194     6.453    lsq3/handshake_lsq_lsq3_core/stq_addr_5_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  0.981    




