 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: T-2022.03
Date   : Thu Jul  7 16:24:12 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: candidate_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_reg_0_/CK (DFFRX2)                     0.00       0.50 r
  y_reg_0_/QN (DFFRX2)                     0.60       1.10 r
  U869/Y (NAND2X1)                         0.34       1.45 f
  U380/Y (OAI2BB2X1)                       0.40       1.84 f
  U871/Y (AOI21X1)                         0.34       2.19 r
  U377/Y (OAI2BB2X2)                       0.38       2.57 f
  U504/Y (NOR2X1)                          0.87       3.45 r
  U662/S (ADDHX1)                          0.38       3.83 r
  U492/Y (INVX1)                           0.39       4.22 f
  U697/Y (NOR2X1)                          0.44       4.66 r
  U615/Y (NOR2X1)                          0.27       4.92 f
  U807/Y (AOI222XL)                        1.00       5.92 r
  U1086/Y (NOR2X1)                         0.25       6.17 f
  U1087/Y (OAI2BB2XL)                      0.70       6.88 r
  U790/Y (OA21XL)                          0.36       7.24 r
  U847/Y (OR2X2)                           0.23       7.47 r
  U543/Y (NOR2X1)                          0.12       7.58 f
  U608/Y (OAI2BB2X1)                       0.46       8.04 r
  U850/Y (AOI2BB1X4)                       0.24       8.28 r
  U1090/Y (AOI211X1)                       0.12       8.40 f
  U1124/Y (AO22X4)                         0.26       8.66 f
  U465/Y (AOI2BB1X2)                       0.15       8.82 r
  U1125/Y (NOR2X2)                         0.14       8.95 f
  U459/Y (OR2X4)                           0.19       9.15 f
  U1188/Y (AOI211X4)                       0.54       9.69 r
  U509/Y (INVX2)                           0.18       9.87 f
  U524/Y (OAI222X1)                        0.24      10.11 r
  candidate_reg_1_/D (DFFRX1)              0.00      10.11 r
  data arrival time                                  10.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  candidate_reg_1_/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.28      10.12
  data required time                                 10.12
  -----------------------------------------------------------
  data required time                                 10.12
  data arrival time                                 -10.11
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
