###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:14:15 2019
#  Design:            mpadd32
#  Command:           report_ccopt_skew_groups -file skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

------------------------------------------------------------------------
Skew Group           Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------
clk_input/sys_con       1              774                    0
------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner            Skew Group           ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
typ_rc_wc:setup.early    clk_input/sys_con        -        0.147     0.150     0.149        0.001       ignored                  -         0.003              -
typ_rc_wc:setup.late     clk_input/sys_con    none         0.149     0.151     0.150        0.001       explicit             0.050         0.003    100% {0.149, 0.151}
typ_rc_bc:hold.early     clk_input/sys_con        -        0.057     0.059     0.059        0.000       ignored                  -         0.002              -
typ_rc_bc:hold.late      clk_input/sys_con        -        0.059     0.061     0.060        0.000       ignored                  -         0.002              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------
Timing Corner            Skew Group           Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------
typ_rc_wc:setup.early    clk_input/sys_con    0.147       1       0.150       2
-    min s1_reg[24]/CK
-    max s4_reg[6]/CK
typ_rc_wc:setup.late     clk_input/sys_con    0.149       3       0.151       4
-    min s1_reg[24]/CK
-    max s4_reg[18]/CK
typ_rc_bc:hold.early     clk_input/sys_con    0.057       5       0.059       6
-    min s7_reg[26]/CK
-    max s7_reg[9]/CK
typ_rc_bc:hold.late      clk_input/sys_con    0.059       7       0.061       8
-    min s7_reg[26]/CK
-    max s7_reg[9]/CK
----------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.early, min clock_path:
===============================================================

PathID    : 1
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s1_reg[24]/CK
Delay     : 0.147

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.033  0.002  (0.000,57.285)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.033  -      (14.405,57.305)   14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.066   0.066   0.036  0.021  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00010/A
-     CLKBUFX12  rise   0.001   0.067   0.036  -      (62.005,79.495)   70.555   -       
CTS_ccl_a_buf_00010/Y
-     CLKBUFX12  rise   0.080   0.146   0.059  0.044  (61.580,79.835)    0.765     90    
s1_reg[24]/CK
-     SDFFQX1    rise   0.001   0.147   0.059  -      (64.905,81.370)    4.860   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.early, max clock_path:
===============================================================

PathID    : 2
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a4_reg[9]/CK
Delay     : 0.150

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.033  0.002  (0.000,57.285)    -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.033  -      (14.405,57.305)    14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.066   0.066   0.036  0.021  (13.980,56.965)     0.765      8    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.001   0.067   0.036  -      (68.005,57.305)    54.365   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.082   0.148   0.062  0.047  (67.580,56.965)     0.765     99    
a4_reg[9]/CK
-     SDFFQX1    rise   0.002   0.150   0.062  -      (105.505,45.170)   49.720   -       
------------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.late, min clock_path:
==============================================================

PathID    : 3
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s1_reg[24]/CK
Delay     : 0.149

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.034  0.002  (0.000,57.285)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.034  -      (14.405,57.305)   14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.066   0.066   0.037  0.021  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00010/A
-     CLKBUFX12  rise   0.001   0.067   0.037  -      (62.005,79.495)   70.555   -       
CTS_ccl_a_buf_00010/Y
-     CLKBUFX12  rise   0.081   0.148   0.060  0.044  (61.580,79.835)    0.765     90    
s1_reg[24]/CK
-     SDFFQX1    rise   0.001   0.149   0.060  -      (64.905,81.370)    4.860   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.late, max clock_path:
==============================================================

PathID    : 4
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a4_reg[9]/CK
Delay     : 0.151

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.034  0.002  (0.000,57.285)    -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.034  -      (14.405,57.305)    14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.066   0.066   0.037  0.021  (13.980,56.965)     0.765      8    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.001   0.067   0.037  -      (68.005,57.305)    54.365   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.083   0.150   0.063  0.047  (67.580,56.965)     0.765     99    
a4_reg[9]/CK
-     SDFFQX1    rise   0.002   0.151   0.063  -      (105.505,45.170)   49.720   -       
------------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s7_reg[26]/CK
Delay     : 0.057

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.015  0.002  (0.000,57.285)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.015  -      (14.405,57.305)   14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.024   0.024   0.016  0.022  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00020/A
-     CLKBUFX12  rise   0.001   0.025   0.016  -      (83.005,38.455)   87.535   -       
CTS_ccl_a_buf_00020/Y
-     CLKBUFX12  rise   0.031   0.057   0.029  0.048  (82.580,38.795)    0.765     92    
s7_reg[26]/CK
-     SDFFQX1    rise   0.001   0.057   0.029  -      (79.705,33.490)    8.180   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a6_reg[15]/CK
Delay     : 0.059

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.015  0.002  (0.000,57.285)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.015  -      (14.405,57.305)   14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.024   0.024   0.016  0.022  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00018/A
-     CLKBUFX12  rise   0.001   0.025   0.016  -      (50.405,43.625)   49.765   -       
CTS_ccl_a_buf_00018/Y
-     CLKBUFX12  rise   0.031   0.057   0.030  0.050  (49.980,43.285)    0.765     99    
a6_reg[15]/CK
-     SDFFQX1    rise   0.003   0.059   0.031  -      (62.105,7.550)    47.860   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : s7_reg[26]/CK
Delay     : 0.059

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.016  0.002  (0.000,57.285)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.016  -      (14.405,57.305)   14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.025   0.025   0.017  0.022  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00020/A
-     CLKBUFX12  rise   0.001   0.026   0.017  -      (83.005,38.455)   87.535   -       
CTS_ccl_a_buf_00020/Y
-     CLKBUFX12  rise   0.032   0.058   0.030  0.048  (82.580,38.795)    0.765     92    
s7_reg[26]/CK
-     SDFFQX1    rise   0.001   0.059   0.031  -      (79.705,33.490)    8.180   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a6_reg[15]/CK
Delay     : 0.061

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.016  0.002  (0.000,57.285)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.016  -      (14.405,57.305)   14.425   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.025   0.025   0.017  0.022  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00018/A
-     CLKBUFX12  rise   0.001   0.026   0.017  -      (50.405,43.625)   49.765   -       
CTS_ccl_a_buf_00018/Y
-     CLKBUFX12  rise   0.032   0.058   0.032  0.050  (49.980,43.285)    0.765     99    
a6_reg[15]/CK
-     SDFFQX1    rise   0.003   0.061   0.032  -      (62.105,7.550)    47.860   -       
-----------------------------------------------------------------------------------------------

