

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Thu Jan 27 10:53:53 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       59|       59| 0.590 us | 0.590 us |   59|   59|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_R_INNER_LOOP_S_INNER  |       58|       58|        58|          -|          -|     1|    no    |
        | + LOOP_INPUT_ROW            |       55|       55|         2|          1|          1|    55|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    12|        -|        -|    -|
|Expression           |        -|     -|        0|      553|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     7|        0|      200|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      114|    -|
|Register             |        -|     -|     1098|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    19|     1098|      867|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U191  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_32s_32_1_1_U190    |mul_32s_32s_32_1_1    |        0|   3|  0|  20|    0|
    |mul_8s_8s_16_1_1_U192      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U193      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U194      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U195      |mul_8s_8s_16_1_1      |        0|   0|  0|  40|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   7|  0| 200|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_32ns_32_1_1_U205  |mac_muladd_8s_8s_32ns_32_1_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_1_1_U206  |mac_muladd_8s_8s_32ns_32_1_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_1_1_U207  |mac_muladd_8s_8s_32ns_32_1_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U196  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U197  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U198  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U199  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U200  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U201  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U202  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U203  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_2_1_U204  |mac_muladd_8s_8s_32ns_32_2_1  | i0 + i1 * i2 |
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln138_1_fu_682_p2     |     +    |   0|  0|  39|           3|          32|
    |add_ln138_2_fu_701_p2     |     +    |   0|  0|  39|           3|          32|
    |add_ln138_fu_665_p2       |     +    |   0|  0|  15|           2|           6|
    |add_ln163_1_fu_1050_p2    |     +    |   0|  0|  39|          32|           4|
    |add_ln163_fu_1015_p2      |     +    |   0|  0|  39|           4|          32|
    |add_ln185_fu_635_p2       |     +    |   0|  0|  71|          64|           1|
    |add_ln276_fu_526_p2       |     +    |   0|  0|  39|           3|          32|
    |i_1_fu_650_p2             |     +    |   0|  0|  38|          31|           1|
    |sub49_i_i_i_fu_1010_p2    |     +    |   0|  0|  39|           4|          32|
    |and_ln163_1_fu_1074_p2    |    and   |   0|  0|   2|           1|           1|
    |and_ln163_2_fu_1104_p2    |    and   |   0|  0|   2|           1|           1|
    |and_ln163_3_fu_839_p2     |    and   |   0|  0|   2|           1|           1|
    |and_ln163_fu_1039_p2      |    and   |   0|  0|   2|           1|           1|
    |icmp_ln138_fu_671_p2      |   icmp   |   0|  0|  20|          31|           1|
    |icmp_ln163_1_fu_1069_p2   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln163_2_fu_1099_p2   |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln163_3_fu_834_p2    |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln163_fu_1034_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln185_fu_630_p2      |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln190_fu_645_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1           |    or    |   0|  0|   2|           1|           1|
    |data_reg_0_1_1_fu_881_p3  |  select  |   0|  0|   8|           1|           1|
    |data_reg_0_2_1_fu_888_p3  |  select  |   0|  0|   8|           1|           1|
    |data_reg_0_3_1_fu_895_p3  |  select  |   0|  0|   8|           1|           1|
    |ap_enable_pp0             |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |   0|  0|   2|           2|           1|
    |xor_ln138_fu_715_p2       |    xor   |   0|  0|   2|           1|           2|
    |xor_ln163_1_fu_1063_p2    |    xor   |   0|  0|   2|           1|           2|
    |xor_ln163_2_fu_1093_p2    |    xor   |   0|  0|   2|           1|           2|
    |xor_ln163_fu_1028_p2      |    xor   |   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 553|         416|         416|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_sig_allocacmp_data_reg_1_1_1  |   9|          2|    8|         16|
    |ap_sig_allocacmp_data_reg_1_2_1  |   9|          2|    8|         16|
    |ap_sig_allocacmp_data_reg_1_3_1  |   9|          2|    8|         16|
    |i_reg_484                        |   9|          2|   31|         62|
    |indvar_flatten_reg_473           |   9|          2|   64|        128|
    |param_blk_n                      |   9|          2|    1|          2|
    |param_out_blk_n                  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 114|         24|  124|        252|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln185_reg_1529       |  64|   0|   64|          0|
    |add_ln276_reg_1435       |  32|   0|   32|          0|
    |and_ln163_3_reg_1635     |   1|   0|    1|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bound_reg_1520           |  64|   0|   64|          0|
    |data_reg_0_0_fu_196      |   8|   0|    8|          0|
    |data_reg_0_1_fu_200      |   8|   0|    8|          0|
    |data_reg_0_2_fu_204      |   8|   0|    8|          0|
    |data_reg_0_3_fu_208      |   8|   0|    8|          0|
    |data_reg_1_0_fu_212      |   8|   0|    8|          0|
    |data_reg_1_1_fu_216      |   8|   0|    8|          0|
    |data_reg_1_2_fu_220      |   8|   0|    8|          0|
    |data_reg_1_3_fu_224      |   8|   0|    8|          0|
    |data_reg_2_0_fu_228      |   8|   0|    8|          0|
    |data_reg_2_1_fu_232      |   8|   0|    8|          0|
    |data_reg_2_2_fu_236      |   8|   0|    8|          0|
    |data_reg_2_3_fu_240      |   8|   0|    8|          0|
    |i_cast402_i_i_reg_1534   |  31|   0|   32|          1|
    |i_reg_484                |  31|   0|   31|          0|
    |icmp_ln138_reg_1555      |   1|   0|    1|          0|
    |icmp_ln190_reg_1541      |   1|   0|    1|          0|
    |indvar_flatten_reg_473   |  64|   0|   64|          0|
    |mul_ln276_reg_1427       |  32|   0|   32|          0|
    |psum_10_fu_188           |  32|   0|   32|          0|
    |psum_11_fu_192           |  32|   0|   32|          0|
    |psum_1_fu_152            |  32|   0|   32|          0|
    |psum_2_fu_156            |  32|   0|   32|          0|
    |psum_3_fu_160            |  32|   0|   32|          0|
    |psum_4_fu_164            |  32|   0|   32|          0|
    |psum_5_fu_168            |  32|   0|   32|          0|
    |psum_6_fu_172            |  32|   0|   32|          0|
    |psum_7_fu_176            |  32|   0|   32|          0|
    |psum_8_fu_180            |  32|   0|   32|          0|
    |psum_9_fu_184            |  32|   0|   32|          0|
    |psum_fu_148              |  32|   0|   32|          0|
    |sext_ln156_10_reg_1490   |  16|   0|   16|          0|
    |sext_ln156_11_reg_1495   |  16|   0|   16|          0|
    |sext_ln156_12_reg_1500   |  16|   0|   16|          0|
    |sext_ln156_13_reg_1505   |  16|   0|   16|          0|
    |sext_ln156_14_reg_1510   |  16|   0|   16|          0|
    |sext_ln156_1_reg_1445    |  16|   0|   16|          0|
    |sext_ln156_2_reg_1450    |  16|   0|   16|          0|
    |sext_ln156_3_reg_1455    |  16|   0|   16|          0|
    |sext_ln156_4_reg_1460    |  16|   0|   16|          0|
    |sext_ln156_5_reg_1465    |  16|   0|   16|          0|
    |sext_ln156_6_reg_1470    |  16|   0|   16|          0|
    |sext_ln156_7_reg_1475    |  16|   0|   16|          0|
    |sext_ln156_8_reg_1480    |  16|   0|   16|          0|
    |sext_ln156_9_reg_1485    |  16|   0|   16|          0|
    |sext_ln156_reg_1440      |  16|   0|   16|          0|
    |sext_ln185_reg_1515      |  16|   0|   16|          0|
    |tmp_1_reg_1575           |   1|   0|    1|          0|
    |tmp_reg_1565             |   1|   0|    1|          0|
    |zext_ln140_3_reg_1580    |  32|   0|   64|         32|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1098|   0| 1131|         33|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+------+------------+-----------------+--------------+
|ap_clk                    |  in |     1| ap_ctrl_hs |    runSysArr    | return value |
|ap_rst                    |  in |     1| ap_ctrl_hs |    runSysArr    | return value |
|ap_start                  |  in |     1| ap_ctrl_hs |    runSysArr    | return value |
|ap_done                   | out |     1| ap_ctrl_hs |    runSysArr    | return value |
|ap_continue               |  in |     1| ap_ctrl_hs |    runSysArr    | return value |
|ap_idle                   | out |     1| ap_ctrl_hs |    runSysArr    | return value |
|ap_ready                  | out |     1| ap_ctrl_hs |    runSysArr    | return value |
|p_read                    |  in |     8|   ap_none  |      p_read     |    scalar    |
|p_read1                   |  in |     8|   ap_none  |     p_read1     |    scalar    |
|p_read2                   |  in |     8|   ap_none  |     p_read2     |    scalar    |
|p_read3                   |  in |     8|   ap_none  |     p_read3     |    scalar    |
|p_read4                   |  in |     8|   ap_none  |     p_read4     |    scalar    |
|p_read5                   |  in |     8|   ap_none  |     p_read5     |    scalar    |
|p_read6                   |  in |     8|   ap_none  |     p_read6     |    scalar    |
|p_read7                   |  in |     8|   ap_none  |     p_read7     |    scalar    |
|p_read8                   |  in |     8|   ap_none  |     p_read8     |    scalar    |
|p_read9                   |  in |     8|   ap_none  |     p_read9     |    scalar    |
|p_read10                  |  in |     8|   ap_none  |     p_read10    |    scalar    |
|p_read11                  |  in |     8|   ap_none  |     p_read11    |    scalar    |
|p_read12                  |  in |     8|   ap_none  |     p_read12    |    scalar    |
|p_read13                  |  in |     8|   ap_none  |     p_read13    |    scalar    |
|p_read14                  |  in |     8|   ap_none  |     p_read14    |    scalar    |
|p_read15                  |  in |     8|   ap_none  |     p_read15    |    scalar    |
|data_l1_017_i_address0    | out |     6|  ap_memory |  data_l1_017_i  |     array    |
|data_l1_017_i_ce0         | out |     1|  ap_memory |  data_l1_017_i  |     array    |
|data_l1_017_i_q0          |  in |     8|  ap_memory |  data_l1_017_i  |     array    |
|data_l1_118_i_address0    | out |     6|  ap_memory |  data_l1_118_i  |     array    |
|data_l1_118_i_ce0         | out |     1|  ap_memory |  data_l1_118_i  |     array    |
|data_l1_118_i_q0          |  in |     8|  ap_memory |  data_l1_118_i  |     array    |
|data_l1_219_i_address0    | out |     6|  ap_memory |  data_l1_219_i  |     array    |
|data_l1_219_i_ce0         | out |     1|  ap_memory |  data_l1_219_i  |     array    |
|data_l1_219_i_q0          |  in |     8|  ap_memory |  data_l1_219_i  |     array    |
|data_l1_320_i_address0    | out |     6|  ap_memory |  data_l1_320_i  |     array    |
|data_l1_320_i_ce0         | out |     1|  ap_memory |  data_l1_320_i  |     array    |
|data_l1_320_i_q0          |  in |     8|  ap_memory |  data_l1_320_i  |     array    |
|output_l1_021_i_address0  | out |     6|  ap_memory | output_l1_021_i |     array    |
|output_l1_021_i_ce0       | out |     1|  ap_memory | output_l1_021_i |     array    |
|output_l1_021_i_we0       | out |     1|  ap_memory | output_l1_021_i |     array    |
|output_l1_021_i_d0        | out |    32|  ap_memory | output_l1_021_i |     array    |
|output_l1_122_i_address0  | out |     6|  ap_memory | output_l1_122_i |     array    |
|output_l1_122_i_ce0       | out |     1|  ap_memory | output_l1_122_i |     array    |
|output_l1_122_i_we0       | out |     1|  ap_memory | output_l1_122_i |     array    |
|output_l1_122_i_d0        | out |    32|  ap_memory | output_l1_122_i |     array    |
|output_l1_223_i_address0  | out |     6|  ap_memory | output_l1_223_i |     array    |
|output_l1_223_i_ce0       | out |     1|  ap_memory | output_l1_223_i |     array    |
|output_l1_223_i_we0       | out |     1|  ap_memory | output_l1_223_i |     array    |
|output_l1_223_i_d0        | out |    32|  ap_memory | output_l1_223_i |     array    |
|output_l1_324_i_address0  | out |     6|  ap_memory | output_l1_324_i |     array    |
|output_l1_324_i_ce0       | out |     1|  ap_memory | output_l1_324_i |     array    |
|output_l1_324_i_we0       | out |     1|  ap_memory | output_l1_324_i |     array    |
|output_l1_324_i_d0        | out |    32|  ap_memory | output_l1_324_i |     array    |
|param_dout                |  in |  1184|   ap_fifo  |      param      |    pointer   |
|param_empty_n             |  in |     1|   ap_fifo  |      param      |    pointer   |
|param_read                | out |     1|   ap_fifo  |      param      |    pointer   |
|param_out_din             | out |  1120|   ap_fifo  |    param_out    |    pointer   |
|param_out_full_n          |  in |     1|   ap_fifo  |    param_out    |    pointer   |
|param_out_write           | out |     1|   ap_fifo  |    param_out    |    pointer   |
+--------------------------+-----+------+------------+-----------------+--------------+

