<div id="pf1d9" class="pf w0 h0" data-page-no="1d9"><div class="pc pc1d9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1d9.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_SC3 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x12c h7 yff7 ff2 fs4 fc0 sc0 ls0">CAL</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0">Calibration</div><div class="t m0 x83 h7 y12b3 ff2 fs4 fc0 sc0 ls0 ws0">Begins the calibration sequence when set. This field stays set while the calibration is in progress and is</div><div class="t m0 x83 h7 y111f ff2 fs4 fc0 sc0 ls0 ws0">cleared when the calibration sequence is completed. CALF must be checked to determine the result of the</div><div class="t m0 x83 h7 y13da ff2 fs4 fc0 sc0 ls0 ws0">calibration sequence. Once started, the calibration routine cannot be interrupted by writes to the ADC</div><div class="t m0 x83 h7 y2a15 ff2 fs4 fc0 sc0 ls0 ws0">registers or the results will be invalid and CALF will set. Setting CAL will abort any current conversion.</div><div class="t m0 x97 h7 y1742 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y1ffc ff2 fs4 fc0 sc0 ls0">CALF</div><div class="t m0 x83 h7 y1742 ff2 fs4 fc0 sc0 ls0 ws0">Calibration Failed Flag</div><div class="t m0 x83 h7 y1204 ff2 fs4 fc0 sc0 ls0 ws0">Displays the result of the calibration sequence. The calibration sequence will fail if SC2[ADTRG] = 1, any</div><div class="t m0 x83 h7 y1b5f ff2 fs4 fc0 sc0 ls0 ws0">ADC register is written, or any stop mode is entered before the calibration sequence completes. Writing 1</div><div class="t m0 x83 h7 y1a6a ff2 fs4 fc0 sc0 ls0 ws0">to CALF clears it.</div><div class="t m0 x83 h7 y162b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Calibration completed normally.</div><div class="t m0 x83 h7 y29a6 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Calibration failed. ADC accuracy specifications are not guaranteed.</div><div class="t m0 x1 h7 y1a6d ff2 fs4 fc0 sc0 ls0">5–4</div><div class="t m0 x91 h7 y2a16 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1a6d ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2a16 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y2a17 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x34 h7 y2a18 ff2 fs4 fc0 sc0 ls0">ADCO</div><div class="t m0 x83 h7 y2a17 ff2 fs4 fc0 sc0 ls0 ws0">Continuous Conversion Enable</div><div class="t m0 x83 h7 y1fdf ff2 fs4 fc0 sc0 ls0 ws0">Enables continuous conversions.</div><div class="t m0 x83 h7 y1183 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>One conversion or one set of conversions if the hardware average function is enabled, that is,</div><div class="t m0 x5 h7 y21a6 ff2 fs4 fc0 sc0 ls0 ws0">AVGE=1, after initiating a conversion.</div><div class="t m0 x83 h7 y2a19 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Continuous conversions or sets of conversions if the hardware average function is enabled, that is,</div><div class="t m0 x5 h7 y2a1a ff2 fs4 fc0 sc0 ls0 ws0">AVGE=1, after initiating a conversion.</div><div class="t m0 x97 h7 y2a1b ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x95 h7 y16dd ff2 fs4 fc0 sc0 ls0">AVGE</div><div class="t m0 x83 h7 y2a1b ff2 fs4 fc0 sc0 ls0 ws0">Hardware Average Enable</div><div class="t m0 x83 h7 y1212 ff2 fs4 fc0 sc0 ls0 ws0">Enables the hardware average function of the ADC.</div><div class="t m0 x83 h7 y248f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Hardware average function disabled.</div><div class="t m0 x83 h7 y293f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware average function enabled.</div><div class="t m0 x1 h7 y2a1c ff2 fs4 fc0 sc0 ls0">1–0</div><div class="t m0 x95 h7 y2a1d ff2 fs4 fc0 sc0 ls0">AVGS</div><div class="t m0 x83 h7 y2a1c ff2 fs4 fc0 sc0 ls0 ws0">Hardware Average Select</div><div class="t m0 x83 h7 y1217 ff2 fs4 fc0 sc0 ls0 ws0">Determines how many ADC conversions will be averaged to create the ADC average result.</div><div class="t m0 x83 h7 y2493 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>4 samples averaged.</div><div class="t m0 x83 h7 y1bce ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>8 samples averaged.</div><div class="t m0 x83 h7 y1b75 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>16 samples averaged.</div><div class="t m0 x83 h7 y2a1e ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>32 samples averaged.</div><div class="t m0 x61 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>473</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
