

================================================================
== Vitis HLS Report for 'rshiftWordByOctet_net_axis_512_512_53_s'
================================================================
* Date:           Sat Mar 18 14:38:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.829 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %txEng_tcpPkgBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:489]   --->   Operation 11 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fsmState_load = load i1 %fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:505]   --->   Operation 12 'load' 'fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_4"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_16 = load i64 %prevWord_keep_V_7"   --->   Operation 14 'load' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %fsmState_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:505]   --->   Operation 15 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %txEng_tcpPkgBuffer3, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!fsmState_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %tmp_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:508]   --->   Operation 17 'br' 'br_ln508' <Predicate = (!fsmState_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer3_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'txEng_tcpPkgBuffer3_read' <Predicate = (!fsmState_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i577 %txEng_tcpPkgBuffer3_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %txEng_tcpPkgBuffer3_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %txEng_tcpPkgBuffer3_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs_firstWord_load = load i1 %rs_firstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:512]   --->   Operation 22 'load' 'rs_firstWord_load' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln512 = br i1 %rs_firstWord_load, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:512]   --->   Operation 23 'br' 'br_ln512' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i577 %txEng_tcpPkgBuffer3_read"   --->   Operation 24 'trunc' 'trunc_ln674' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_483_i = partselect i12 @_ssdm_op_PartSelect.i12.i577.i32.i32, i577 %txEng_tcpPkgBuffer3_read, i32 512, i32 523"   --->   Operation 25 'partselect' 'p_Result_483_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_484_i = partselect i52 @_ssdm_op_PartSelect.i52.i577.i32.i32, i577 %txEng_tcpPkgBuffer3_read, i32 524, i32 575"   --->   Operation 26 'partselect' 'p_Result_484_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%sendWord_last_V = icmp_eq  i52 %p_Result_484_i, i52 0"   --->   Operation 27 'icmp' 'sendWord_last_V' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln531 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:531]   --->   Operation 28 'br' 'br_ln531' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sendWord_last_V_3 = phi i1 %sendWord_last_V, void, i1 0, void"   --->   Operation 29 'phi' 'sendWord_last_V_3' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln533 = store i512 %currWord_data_V, i512 %prevWord_data_V_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:533]   --->   Operation 30 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln533 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:533]   --->   Operation 31 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln535 = br i1 %currWord_last_V, void %mergeST.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535]   --->   Operation 32 'br' 'br_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %sendWord_last_V_3, void, void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:539]   --->   Operation 33 'br' 'br_ln539' <Predicate = (!fsmState_load & tmp_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln541 = store i1 1, i1 %fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:541]   --->   Operation 34 'store' 'store_ln541' <Predicate = (!fsmState_load & tmp_i & currWord_last_V & !sendWord_last_V_3)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln542 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:542]   --->   Operation 35 'br' 'br_ln542' <Predicate = (!fsmState_load & tmp_i & currWord_last_V & !sendWord_last_V_3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln543 = br void %mergeST.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:543]   --->   Operation 36 'br' 'br_ln543' <Predicate = (!fsmState_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rs_firstWord_new_0_i = phi i1 1, void %._crit_edge6.i, i1 0, void %._crit_edge4.i"   --->   Operation 37 'phi' 'rs_firstWord_new_0_i' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln534 = store i1 %rs_firstWord_new_0_i, i1 %rs_firstWord" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:534]   --->   Operation 38 'store' 'store_ln534' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln545 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:545]   --->   Operation 39 'br' 'br_ln545' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln546 = br void %rshiftWordByOctet<net_axis<512>, 512, 53>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:546]   --->   Operation 40 'br' 'br_ln546' <Predicate = (!fsmState_load)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln557 = store i1 0, i1 %fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:557]   --->   Operation 41 'store' 'store_ln557' <Predicate = (fsmState_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i416 @_ssdm_op_PartSelect.i416.i512.i32.i32, i512 %p_Val2_s, i32 96, i32 511"   --->   Operation 42 'partselect' 'p_Result_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_482_i = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %p_Val2_16, i32 12, i32 63"   --->   Operation 43 'partselect' 'p_Result_482_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i12.i52.i96.i416, i1 %sendWord_last_V, i12 %p_Result_483_i, i52 %p_Result_482_i, i96 %trunc_ln674, i416 %p_Result_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 44 'bitconcatenate' 'p_0' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer4, i577 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 45 'write' 'write_ln173' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_i_318 = partselect i416 @_ssdm_op_PartSelect.i416.i512.i32.i32, i512 %p_Val2_s, i32 96, i32 511"   --->   Operation 46 'partselect' 'p_Result_i_318' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_480_i = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %p_Val2_16, i32 12, i32 63"   --->   Operation 47 'partselect' 'p_Result_480_i' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i13.i52.i96.i416, i13 4096, i52 %p_Result_480_i, i96 0, i416 %p_Result_i_318" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'bitconcatenate' 'p_03' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %txEng_tcpPkgBuffer4, i577 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 49 'write' 'write_ln173' <Predicate = (fsmState_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln558 = br void %rshiftWordByOctet<net_axis<512>, 512, 53>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:558]   --->   Operation 50 'br' 'br_ln558' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_tcpPkgBuffer3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rs_firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_tcpPkgBuffer4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln489       (specpipeline  ) [ 000]
fsmState_load            (load          ) [ 011]
p_Val2_s                 (load          ) [ 011]
p_Val2_16                (load          ) [ 011]
br_ln505                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 011]
br_ln508                 (br            ) [ 000]
txEng_tcpPkgBuffer3_read (read          ) [ 000]
currWord_data_V          (trunc         ) [ 000]
currWord_keep_V          (partselect    ) [ 000]
currWord_last_V          (bitselect     ) [ 010]
rs_firstWord_load        (load          ) [ 011]
br_ln512                 (br            ) [ 000]
trunc_ln674              (trunc         ) [ 011]
p_Result_483_i           (partselect    ) [ 011]
p_Result_484_i           (partselect    ) [ 000]
sendWord_last_V          (icmp          ) [ 011]
br_ln531                 (br            ) [ 000]
sendWord_last_V_3        (phi           ) [ 010]
store_ln533              (store         ) [ 000]
store_ln533              (store         ) [ 000]
br_ln535                 (br            ) [ 000]
br_ln539                 (br            ) [ 000]
store_ln541              (store         ) [ 000]
br_ln542                 (br            ) [ 000]
br_ln543                 (br            ) [ 000]
rs_firstWord_new_0_i     (phi           ) [ 000]
store_ln534              (store         ) [ 000]
br_ln545                 (br            ) [ 000]
br_ln546                 (br            ) [ 000]
store_ln557              (store         ) [ 000]
p_Result_i               (partselect    ) [ 000]
p_Result_482_i           (partselect    ) [ 000]
p_0                      (bitconcatenate) [ 000]
write_ln173              (write         ) [ 000]
p_Result_i_318           (partselect    ) [ 000]
p_Result_480_i           (partselect    ) [ 000]
p_03                     (bitconcatenate) [ 000]
write_ln173              (write         ) [ 000]
br_ln558                 (br            ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fsmState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_tcpPkgBuffer3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rs_firstWord">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rs_firstWord"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txEng_tcpPkgBuffer4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i416.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i12.i52.i96.i416"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i13.i52.i96.i416"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_i_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="577" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="txEng_tcpPkgBuffer3_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="577" slack="0"/>
<pin id="84" dir="0" index="1" bw="577" slack="0"/>
<pin id="85" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tcpPkgBuffer3_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="577" slack="0"/>
<pin id="91" dir="0" index="2" bw="577" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="sendWord_last_V_3_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="97" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="sendWord_last_V_3_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V_3/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="rs_firstWord_new_0_i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="rs_firstWord_new_0_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rs_firstWord_new_0_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="416" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="1"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="0" index="3" bw="10" slack="0"/>
<pin id="121" dir="1" index="4" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 p_Result_i_318/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="52" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="1"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_482_i/2 p_Result_480_i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fsmState_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmState_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Val2_s_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="512" slack="0"/>
<pin id="140" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Val2_16_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_16/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="currWord_data_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="577" slack="0"/>
<pin id="148" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="currWord_keep_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="577" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="0" index="3" bw="11" slack="0"/>
<pin id="155" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="currWord_last_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="577" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="rs_firstWord_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rs_firstWord_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln674_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="577" slack="0"/>
<pin id="174" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_483_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="577" slack="0"/>
<pin id="179" dir="0" index="2" bw="11" slack="0"/>
<pin id="180" dir="0" index="3" bw="11" slack="0"/>
<pin id="181" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_483_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_484_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="52" slack="0"/>
<pin id="188" dir="0" index="1" bw="577" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="0" index="3" bw="11" slack="0"/>
<pin id="191" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_484_i/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sendWord_last_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="52" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln533_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="512" slack="0"/>
<pin id="205" dir="0" index="1" bw="512" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln533_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln541_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln541/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln534_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln534/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln557_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_0_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="577" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="1"/>
<pin id="236" dir="0" index="2" bw="12" slack="1"/>
<pin id="237" dir="0" index="3" bw="52" slack="0"/>
<pin id="238" dir="0" index="4" bw="96" slack="1"/>
<pin id="239" dir="0" index="5" bw="416" slack="0"/>
<pin id="240" dir="1" index="6" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_03_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="577" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="0" index="2" bw="52" slack="0"/>
<pin id="249" dir="0" index="3" bw="1" slack="0"/>
<pin id="250" dir="0" index="4" bw="416" slack="0"/>
<pin id="251" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="fsmState_load_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsmState_load "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_Val2_s_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="512" slack="1"/>
<pin id="264" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_Val2_16_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="279" class="1005" name="rs_firstWord_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_load "/>
</bind>
</comp>

<comp id="283" class="1005" name="trunc_ln674_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="96" slack="1"/>
<pin id="285" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_Result_483_i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="1"/>
<pin id="290" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_483_i "/>
</bind>
</comp>

<comp id="293" class="1005" name="sendWord_last_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="66" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="82" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="82" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="82" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="82" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="82" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="186" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="207"><net_src comp="146" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="150" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="108" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="125" pin="4"/><net_sink comp="233" pin=3"/></net>

<net id="243"><net_src comp="116" pin="4"/><net_sink comp="233" pin=5"/></net>

<net id="244"><net_src comp="233" pin="6"/><net_sink comp="88" pin=2"/></net>

<net id="252"><net_src comp="68" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="125" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="256"><net_src comp="116" pin="4"/><net_sink comp="245" pin=4"/></net>

<net id="257"><net_src comp="245" pin="5"/><net_sink comp="88" pin=2"/></net>

<net id="261"><net_src comp="134" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="138" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="270"><net_src comp="142" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="275"><net_src comp="74" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="168" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="172" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="291"><net_src comp="176" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="296"><net_src comp="196" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="233" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fsmState | {1 }
	Port: prevWord_data_V_4 | {1 }
	Port: prevWord_keep_V_7 | {1 }
	Port: rs_firstWord | {1 }
	Port: txEng_tcpPkgBuffer4 | {2 }
 - Input state : 
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : fsmState | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : prevWord_data_V_4 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : prevWord_keep_V_7 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : txEng_tcpPkgBuffer3 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : rs_firstWord | {1 }
  - Chain level:
	State 1
		br_ln505 : 1
		br_ln512 : 1
		sendWord_last_V : 1
		sendWord_last_V_3 : 2
		store_ln533 : 1
		store_ln533 : 1
		br_ln535 : 1
		br_ln539 : 3
		rs_firstWord_new_0_i : 2
		store_ln534 : 3
	State 2
		p_0 : 1
		write_ln173 : 2
		p_03 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   icmp   |        sendWord_last_V_fu_196       |    0    |    24   |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_74        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | txEng_tcpPkgBuffer3_read_read_fu_82 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |           grp_write_fu_88           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_116             |    0    |    0    |
|          |              grp_fu_125             |    0    |    0    |
|partselect|        currWord_keep_V_fu_150       |    0    |    0    |
|          |        p_Result_483_i_fu_176        |    0    |    0    |
|          |        p_Result_484_i_fu_186        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |        currWord_data_V_fu_146       |    0    |    0    |
|          |          trunc_ln674_fu_172         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|        currWord_last_V_fu_160       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|              p_0_fu_233             |    0    |    0    |
|          |             p_03_fu_245             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    24   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    fsmState_load_reg_258   |    1   |
|   p_Result_483_i_reg_288   |   12   |
|      p_Val2_16_reg_267     |   64   |
|      p_Val2_s_reg_262      |   512  |
|  rs_firstWord_load_reg_279 |    1   |
|rs_firstWord_new_0_i_reg_105|    1   |
|  sendWord_last_V_3_reg_95  |    1   |
|   sendWord_last_V_reg_293  |    1   |
|        tmp_i_reg_272       |    1   |
|     trunc_ln674_reg_283    |   96   |
+----------------------------+--------+
|            Total           |   690  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_88 |  p2  |   2  |  577 |  1154  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   690  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   690  |   33   |
+-----------+--------+--------+--------+
