{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494808885712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494808885720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 03:41:25 2017 " "Processing started: Mon May 15 03:41:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494808885720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808885720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicore -c multicore " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicore -c multicore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808885720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494808889325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/multicore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicore/multicore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore/multicore.bdf" "" { Schematic "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/multicore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808910747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808910747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/multicore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicore/synthesis/multicore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multicore-rtl " "Found design unit 1: multicore-rtl" {  } { { "multicore/synthesis/multicore.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/multicore.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911418 ""} { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore/synthesis/multicore.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/multicore.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "multicore/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "multicore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_irq_mapper_001 " "Found entity 1: multicore_irq_mapper_001" {  } { { "multicore/synthesis/submodules/multicore_irq_mapper_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_irq_mapper " "Found entity 1: multicore_irq_mapper" {  } { { "multicore/synthesis/submodules/multicore_irq_mapper.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0 " "Found entity 1: multicore_mm_interconnect_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "multicore/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "multicore/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911480 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "multicore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux_004 " "Found entity 1: multicore_mm_interconnect_0_rsp_mux_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux_001 " "Found entity 1: multicore_mm_interconnect_0_rsp_mux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_mux " "Found entity 1: multicore_mm_interconnect_0_rsp_mux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux_003 " "Found entity 1: multicore_mm_interconnect_0_rsp_demux_003" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux_002 " "Found entity 1: multicore_mm_interconnect_0_rsp_demux_002" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_rsp_demux " "Found entity 1: multicore_mm_interconnect_0_rsp_demux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux_004 " "Found entity 1: multicore_mm_interconnect_0_cmd_mux_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux_003 " "Found entity 1: multicore_mm_interconnect_0_cmd_mux_003" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux_002 " "Found entity 1: multicore_mm_interconnect_0_cmd_mux_002" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_mux " "Found entity 1: multicore_mm_interconnect_0_cmd_mux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux_004 " "Found entity 1: multicore_mm_interconnect_0_cmd_demux_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux_001 " "Found entity 1: multicore_mm_interconnect_0_cmd_demux_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_cmd_demux " "Found entity 1: multicore_mm_interconnect_0_cmd_demux" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911527 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911527 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911527 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911527 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "multicore/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "multicore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "multicore/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "multicore/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911559 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "multicore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_022_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_022_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911568 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_022 " "Found entity 2: multicore_mm_interconnect_0_router_022" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_021_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_021_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911571 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_021 " "Found entity 2: multicore_mm_interconnect_0_router_021" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_020.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_020.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_020_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_020_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911574 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_020 " "Found entity 2: multicore_mm_interconnect_0_router_020" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_020.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_019_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_019_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911577 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_019 " "Found entity 2: multicore_mm_interconnect_0_router_019" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_018_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_018_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911581 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_018 " "Found entity 2: multicore_mm_interconnect_0_router_018" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_017_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_017_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911584 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_017 " "Found entity 2: multicore_mm_interconnect_0_router_017" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_016_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_016_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911587 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_016 " "Found entity 2: multicore_mm_interconnect_0_router_016" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_013_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_013_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911590 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_013 " "Found entity 2: multicore_mm_interconnect_0_router_013" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_012_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_012_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911593 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_012 " "Found entity 2: multicore_mm_interconnect_0_router_012" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_011_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_011_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911596 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_011 " "Found entity 2: multicore_mm_interconnect_0_router_011" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_010_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_010_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911599 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_010 " "Found entity 2: multicore_mm_interconnect_0_router_010" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_008_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_008_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911602 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_008 " "Found entity 2: multicore_mm_interconnect_0_router_008" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_007_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_007_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911605 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_007 " "Found entity 2: multicore_mm_interconnect_0_router_007" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_006_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_006_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911608 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_006 " "Found entity 2: multicore_mm_interconnect_0_router_006" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_005_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_005_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911611 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_005 " "Found entity 2: multicore_mm_interconnect_0_router_005" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_004_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_004_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911614 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_004 " "Found entity 2: multicore_mm_interconnect_0_router_004" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_003_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_003_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911617 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_003 " "Found entity 2: multicore_mm_interconnect_0_router_003" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_002_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_002_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911620 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_002 " "Found entity 2: multicore_mm_interconnect_0_router_002" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_001_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_001_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911624 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router_001 " "Found entity 2: multicore_mm_interconnect_0_router_001" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multicore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multicore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at multicore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494808911627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mm_interconnect_0_router_default_decode " "Found entity 1: multicore_mm_interconnect_0_router_default_decode" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911629 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_mm_interconnect_0_router " "Found entity 2: multicore_mm_interconnect_0_router" {  } { { "multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "multicore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "multicore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "multicore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_timer1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_timer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_timer1 " "Found entity 1: multicore_timer1" {  } { { "multicore/synthesis/submodules/multicore_timer1.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_timer1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_sysid " "Found entity 1: multicore_sysid" {  } { { "multicore/synthesis/submodules/multicore_sysid.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file multicore/synthesis/submodules/multicore_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_sdram_controller_input_efifo_module " "Found entity 1: multicore_sdram_controller_input_efifo_module" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911661 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_sdram_controller " "Found entity 2: multicore_sdram_controller" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_pll " "Found entity 1: multicore_pll" {  } { { "multicore/synthesis/submodules/multicore_pll.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_performance_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_performance_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_performance_counter " "Found entity 1: multicore_performance_counter" {  } { { "multicore/synthesis/submodules/multicore_performance_counter.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_performance_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_onchip_memory2_0 " "Found entity 1: multicore_onchip_memory2_0" {  } { { "multicore/synthesis/submodules/multicore_onchip_memory2_0.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_mutex.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_mutex.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_mutex " "Found entity 1: multicore_mutex" {  } { { "multicore/synthesis/submodules/multicore_mutex.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_mutex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file multicore/synthesis/submodules/multicore_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_jtag_uart_sim_scfifo_w " "Found entity 1: multicore_jtag_uart_sim_scfifo_w" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911678 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_jtag_uart_scfifo_w " "Found entity 2: multicore_jtag_uart_scfifo_w" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911678 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_jtag_uart_sim_scfifo_r " "Found entity 3: multicore_jtag_uart_sim_scfifo_r" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911678 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_jtag_uart_scfifo_r " "Found entity 4: multicore_jtag_uart_scfifo_r" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911678 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_jtag_uart " "Found entity 5: multicore_jtag_uart" {  } { { "multicore/synthesis/submodules/multicore_jtag_uart.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4 " "Found entity 1: multicore_cpu_4" {  } { { "multicore/synthesis/submodules/multicore_cpu_4.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808911681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808911681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_ic_data_module " "Found entity 1: multicore_cpu_4_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_4_cpu_ic_tag_module " "Found entity 2: multicore_cpu_4_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_4_cpu_bht_module " "Found entity 3: multicore_cpu_4_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_4_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_4_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_4_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_4_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_4_cpu_nios2_oci_debug " "Found entity 6: multicore_cpu_4_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_4_cpu_nios2_oci_break " "Found entity 7: multicore_cpu_4_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_4_cpu_nios2_oci_xbrk " "Found entity 8: multicore_cpu_4_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_4_cpu_nios2_oci_dbrk " "Found entity 9: multicore_cpu_4_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_4_cpu_nios2_oci_itrace " "Found entity 10: multicore_cpu_4_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_4_cpu_nios2_oci_td_mode " "Found entity 11: multicore_cpu_4_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_4_cpu_nios2_oci_dtrace " "Found entity 12: multicore_cpu_4_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: multicore_cpu_4_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: multicore_cpu_4_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: multicore_cpu_4_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_4_cpu_nios2_oci_fifo " "Found entity 16: multicore_cpu_4_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_4_cpu_nios2_oci_pib " "Found entity 17: multicore_cpu_4_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_4_cpu_nios2_oci_im " "Found entity 18: multicore_cpu_4_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_4_cpu_nios2_performance_monitors " "Found entity 19: multicore_cpu_4_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_4_cpu_nios2_avalon_reg " "Found entity 20: multicore_cpu_4_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_4_cpu_ociram_sp_ram_module " "Found entity 21: multicore_cpu_4_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_4_cpu_nios2_ocimem " "Found entity 22: multicore_cpu_4_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_4_cpu_nios2_oci " "Found entity 23: multicore_cpu_4_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_4_cpu " "Found entity 24: multicore_cpu_4_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu.v" 3380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808912847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_4_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808912847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_4_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808912847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_4_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808912847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_mult_cell " "Found entity 1: multicore_cpu_4_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808912863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_4_cpu_test_bench " "Found entity 1: multicore_cpu_4_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_4_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808912863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3 " "Found entity 1: multicore_cpu_3" {  } { { "multicore/synthesis/submodules/multicore_cpu_3.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808912863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808912863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_ic_data_module " "Found entity 1: multicore_cpu_3_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_3_cpu_ic_tag_module " "Found entity 2: multicore_cpu_3_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_3_cpu_bht_module " "Found entity 3: multicore_cpu_3_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_3_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_3_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_3_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_3_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_3_cpu_nios2_oci_debug " "Found entity 6: multicore_cpu_3_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_3_cpu_nios2_oci_break " "Found entity 7: multicore_cpu_3_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_3_cpu_nios2_oci_xbrk " "Found entity 8: multicore_cpu_3_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_3_cpu_nios2_oci_dbrk " "Found entity 9: multicore_cpu_3_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_3_cpu_nios2_oci_itrace " "Found entity 10: multicore_cpu_3_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_3_cpu_nios2_oci_td_mode " "Found entity 11: multicore_cpu_3_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_3_cpu_nios2_oci_dtrace " "Found entity 12: multicore_cpu_3_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: multicore_cpu_3_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: multicore_cpu_3_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: multicore_cpu_3_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_3_cpu_nios2_oci_fifo " "Found entity 16: multicore_cpu_3_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_3_cpu_nios2_oci_pib " "Found entity 17: multicore_cpu_3_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_3_cpu_nios2_oci_im " "Found entity 18: multicore_cpu_3_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_3_cpu_nios2_performance_monitors " "Found entity 19: multicore_cpu_3_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_3_cpu_nios2_avalon_reg " "Found entity 20: multicore_cpu_3_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_3_cpu_ociram_sp_ram_module " "Found entity 21: multicore_cpu_3_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_3_cpu_nios2_ocimem " "Found entity 22: multicore_cpu_3_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_3_cpu_nios2_oci " "Found entity 23: multicore_cpu_3_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_3_cpu " "Found entity 24: multicore_cpu_3_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu.v" 3380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808914013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_3_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808914013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_3_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808914013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_3_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808914013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_mult_cell " "Found entity 1: multicore_cpu_3_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808914013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_3_cpu_test_bench " "Found entity 1: multicore_cpu_3_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_3_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808914029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2 " "Found entity 1: multicore_cpu_2" {  } { { "multicore/synthesis/submodules/multicore_cpu_2.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808914029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808914029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_ic_data_module " "Found entity 1: multicore_cpu_2_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_2_cpu_ic_tag_module " "Found entity 2: multicore_cpu_2_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_2_cpu_bht_module " "Found entity 3: multicore_cpu_2_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_2_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_2_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_2_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_2_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_2_cpu_nios2_oci_debug " "Found entity 6: multicore_cpu_2_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_2_cpu_nios2_oci_break " "Found entity 7: multicore_cpu_2_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_2_cpu_nios2_oci_xbrk " "Found entity 8: multicore_cpu_2_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_2_cpu_nios2_oci_dbrk " "Found entity 9: multicore_cpu_2_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_2_cpu_nios2_oci_itrace " "Found entity 10: multicore_cpu_2_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_2_cpu_nios2_oci_td_mode " "Found entity 11: multicore_cpu_2_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_2_cpu_nios2_oci_dtrace " "Found entity 12: multicore_cpu_2_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: multicore_cpu_2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: multicore_cpu_2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: multicore_cpu_2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_2_cpu_nios2_oci_fifo " "Found entity 16: multicore_cpu_2_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_2_cpu_nios2_oci_pib " "Found entity 17: multicore_cpu_2_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_2_cpu_nios2_oci_im " "Found entity 18: multicore_cpu_2_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_2_cpu_nios2_performance_monitors " "Found entity 19: multicore_cpu_2_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_2_cpu_nios2_avalon_reg " "Found entity 20: multicore_cpu_2_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_2_cpu_ociram_sp_ram_module " "Found entity 21: multicore_cpu_2_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_2_cpu_nios2_ocimem " "Found entity 22: multicore_cpu_2_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_2_cpu_nios2_oci " "Found entity 23: multicore_cpu_2_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_2_cpu " "Found entity 24: multicore_cpu_2_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu.v" 3380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808915187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_2_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808915187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_2_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808915187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_2_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808915202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_mult_cell " "Found entity 1: multicore_cpu_2_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808915202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_2_cpu_test_bench " "Found entity 1: multicore_cpu_2_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808915202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1 " "Found entity 1: multicore_cpu_1" {  } { { "multicore/synthesis/submodules/multicore_cpu_1.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808915218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808915218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_ic_data_module " "Found entity 1: multicore_cpu_1_cpu_ic_data_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "2 multicore_cpu_1_cpu_ic_tag_module " "Found entity 2: multicore_cpu_1_cpu_ic_tag_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "3 multicore_cpu_1_cpu_bht_module " "Found entity 3: multicore_cpu_1_cpu_bht_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "4 multicore_cpu_1_cpu_register_bank_a_module " "Found entity 4: multicore_cpu_1_cpu_register_bank_a_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "5 multicore_cpu_1_cpu_register_bank_b_module " "Found entity 5: multicore_cpu_1_cpu_register_bank_b_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "6 multicore_cpu_1_cpu_nios2_oci_debug " "Found entity 6: multicore_cpu_1_cpu_nios2_oci_debug" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "7 multicore_cpu_1_cpu_nios2_oci_break " "Found entity 7: multicore_cpu_1_cpu_nios2_oci_break" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "8 multicore_cpu_1_cpu_nios2_oci_xbrk " "Found entity 8: multicore_cpu_1_cpu_nios2_oci_xbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "9 multicore_cpu_1_cpu_nios2_oci_dbrk " "Found entity 9: multicore_cpu_1_cpu_nios2_oci_dbrk" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "10 multicore_cpu_1_cpu_nios2_oci_itrace " "Found entity 10: multicore_cpu_1_cpu_nios2_oci_itrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "11 multicore_cpu_1_cpu_nios2_oci_td_mode " "Found entity 11: multicore_cpu_1_cpu_nios2_oci_td_mode" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "12 multicore_cpu_1_cpu_nios2_oci_dtrace " "Found entity 12: multicore_cpu_1_cpu_nios2_oci_dtrace" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "13 multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: multicore_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "14 multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: multicore_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "15 multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: multicore_cpu_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "16 multicore_cpu_1_cpu_nios2_oci_fifo " "Found entity 16: multicore_cpu_1_cpu_nios2_oci_fifo" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "17 multicore_cpu_1_cpu_nios2_oci_pib " "Found entity 17: multicore_cpu_1_cpu_nios2_oci_pib" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "18 multicore_cpu_1_cpu_nios2_oci_im " "Found entity 18: multicore_cpu_1_cpu_nios2_oci_im" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "19 multicore_cpu_1_cpu_nios2_performance_monitors " "Found entity 19: multicore_cpu_1_cpu_nios2_performance_monitors" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "20 multicore_cpu_1_cpu_nios2_avalon_reg " "Found entity 20: multicore_cpu_1_cpu_nios2_avalon_reg" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "21 multicore_cpu_1_cpu_ociram_sp_ram_module " "Found entity 21: multicore_cpu_1_cpu_ociram_sp_ram_module" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "22 multicore_cpu_1_cpu_nios2_ocimem " "Found entity 22: multicore_cpu_1_cpu_nios2_ocimem" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "23 multicore_cpu_1_cpu_nios2_oci " "Found entity 23: multicore_cpu_1_cpu_nios2_oci" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""} { "Info" "ISGN_ENTITY_NAME" "24 multicore_cpu_1_cpu " "Found entity 24: multicore_cpu_1_cpu" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu.v" 3380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_debug_slave_sysclk " "Found entity 1: multicore_cpu_1_cpu_debug_slave_sysclk" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_debug_slave_tck " "Found entity 1: multicore_cpu_1_cpu_debug_slave_tck" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_debug_slave_wrapper " "Found entity 1: multicore_cpu_1_cpu_debug_slave_wrapper" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_mult_cell " "Found entity 1: multicore_cpu_1_cpu_mult_cell" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_cpu_1_cpu_test_bench " "Found entity 1: multicore_cpu_1_cpu_test_bench" {  } { { "multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_cpu_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore/block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicore/block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "multicore/Block1.bdf" "" { Schematic "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494808916388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916388 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(316) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494808916480 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(326) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494808916480 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(336) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494808916480 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "multicore_sdram_controller.v(680) " "Verilog HDL or VHDL warning at multicore_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "multicore/synthesis/submodules/multicore_sdram_controller.v" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/submodules/multicore_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1494808916496 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "multicore " "Top-level entity \"multicore\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "multicore multicore/multicore.bdf work " "Instance could be entity \"multicore\" in file multicore/multicore.bdf compiled in library work" {  } { { "multicore/multicore.bdf" "" { Schematic "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/multicore.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1494808916704 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "multicore multicore/synthesis/multicore.vhd multicore " "Instance could be entity \"multicore\" in file multicore/synthesis/multicore.vhd compiled in library multicore" {  } { { "multicore/synthesis/multicore.vhd" "" { Text "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/synthesis/multicore.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1494808916704 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Analysis & Synthesis" 0 -1 1494808916704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494808916704 ""}
{ "Error" "EGDFX_RECURSIVE_INSTANTIATION" "multicore inst " "Can't name logic function multicore of instance \"inst\" -- function has same name as current design file" {  } { { "multicore/multicore.bdf" "" { Schematic "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/multicore/multicore.bdf" { { 64 264 680 376 "inst" "" } } } }  } 0 275061 "Can't name logic function %1!s! of instance \"%2!s!\" -- function has same name as current design file" 0 0 "Analysis & Synthesis" 0 -1 1494808916704 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494808916704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bcc/Desktop/khldun_project/project00.9AA/output_files/multicore.map.smsg " "Generated suppressed messages file C:/Users/Bcc/Desktop/khldun_project/project00.9AA/output_files/multicore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808916935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494808923325 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 15 03:42:03 2017 " "Processing ended: Mon May 15 03:42:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494808923325 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494808923325 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494808923325 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808923325 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494808924020 ""}
