{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637346206986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637346206989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 13:23:26 2021 " "Processing started: Fri Nov 19 13:23:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637346206989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637346206989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637346206990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1637346207541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208311 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637346208311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mealy-yfsm " "Found design unit 1: mealy-yfsm" {  } { { "mealy.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/mealy.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208344 ""} { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "mealy.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/mealy.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637346208344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore-yfsm " "Found design unit 1: moore-yfsm" {  } { { "moore.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/moore.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208382 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/moore.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637346208382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockMealy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockMealy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blockMealy " "Found entity 1: blockMealy" {  } { { "blockMealy.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMealy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637346208422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockMoore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockMoore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blockMoore " "Found entity 1: blockMoore" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637346208460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637346208460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blockMoore " "Elaborating entity \"blockMoore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637346208654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst3 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst3\"" {  } { { "blockMoore.bdf" "inst3" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 296 608 784 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637346208735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore moore:inst " "Elaborating entity \"moore\" for hierarchy \"moore:inst\"" {  } { { "blockMoore.bdf" "inst" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 88 248 448 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637346208740 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "current_state moore.vhd(10) " "VHDL Signal Declaration warning at moore.vhd(10): used implicit default value for signal \"current_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "moore.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/moore.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1637346208743 "|moore"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CS_leds\[0\] VCC " "Pin \"CS_leds\[0\]\" is stuck at VCC" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 328 824 1000 344 "CS_leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_leds\[1\] VCC " "Pin \"CS_leds\[1\]\" is stuck at VCC" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 328 824 1000 344 "CS_leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_leds\[2\] VCC " "Pin \"CS_leds\[2\]\" is stuck at VCC" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 328 824 1000 344 "CS_leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_leds\[3\] VCC " "Pin \"CS_leds\[3\]\" is stuck at VCC" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 328 824 1000 344 "CS_leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_leds\[4\] VCC " "Pin \"CS_leds\[4\]\" is stuck at VCC" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 328 824 1000 344 "CS_leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_leds\[5\] VCC " "Pin \"CS_leds\[5\]\" is stuck at VCC" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 328 824 1000 344 "CS_leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_leds\[6\] GND " "Pin \"CS_leds\[6\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 328 824 1000 344 "CS_leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_ledss\[0\] GND " "Pin \"CS_ledss\[0\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 344 824 1000 360 "CS_ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_ledss[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_ledss\[1\] GND " "Pin \"CS_ledss\[1\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 344 824 1000 360 "CS_ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_ledss\[2\] GND " "Pin \"CS_ledss\[2\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 344 824 1000 360 "CS_ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_ledss\[3\] GND " "Pin \"CS_ledss\[3\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 344 824 1000 360 "CS_ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_ledss[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_ledss\[4\] GND " "Pin \"CS_ledss\[4\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 344 824 1000 360 "CS_ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_ledss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_ledss\[5\] GND " "Pin \"CS_ledss\[5\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 344 824 1000 360 "CS_ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_ledss[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS_ledss\[6\] GND " "Pin \"CS_ledss\[6\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 344 824 1000 360 "CS_ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|CS_ledss[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[0\] GND " "Pin \"ledss\[0\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 144 840 1016 160 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|ledss[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[1\] GND " "Pin \"ledss\[1\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 144 840 1016 160 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[2\] GND " "Pin \"ledss\[2\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 144 840 1016 160 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[3\] GND " "Pin \"ledss\[3\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 144 840 1016 160 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|ledss[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[4\] GND " "Pin \"ledss\[4\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 144 840 1016 160 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|ledss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[5\] GND " "Pin \"ledss\[5\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 144 840 1016 160 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|ledss[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[6\] GND " "Pin \"ledss\[6\]\" is stuck at GND" {  } { { "blockMoore.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockMoore.bdf" { { 144 840 1016 160 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637346209590 "|blockMoore|ledss[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1637346209590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637346209999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637346209999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637346210211 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637346210211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637346210211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637346210211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637346210285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 13:23:30 2021 " "Processing ended: Fri Nov 19 13:23:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637346210285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637346210285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637346210285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637346210285 ""}
