Sudip K. Seal , Kalyan S. Perumalla, Reversible Parallel Discrete Event Formulation of a TLM-Based Radio Signal Propagation Model, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.22 n.1, p.1-23, December 2011
Malolan Chetlur , Nael Abu-Gazaleh , R. Radhakrishnan , P. A. Wilsey, Optimizing communication in time-warp simulators, ACM SIGSIM Simulation Digest, v.28 n.1, p.64-71, July 1998
Stefan Holst , Michael E. Imhof , Hans-Joachim Wunderlich, High-Throughput Logic Timing Simulation on GPGPUs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.3, p.1-22, June 2015
Paul E. Dunne , Paul H. Leng , Gerald F. Nwana, Demand-driven logic simulation using a network of loosely coupled processors, Journal of Systems Architecture: the EUROMICRO Journal, v.47 n.14-15, p.1117-1128, August 2002
Roland Ewald , Jan Himmelspach , Adelinde M. Uhrmacher, A non-fragmenting partitioning algorithm for hierarchical models, Proceedings of the 38th conference on Winter simulation, December 03-06, 2006, Monterey, California
Hervé Avril , Carl Tropper, Clustered time warp and logic simulation, ACM SIGSIM Simulation Digest, v.25 n.1, p.112-119, July 1995
Hong K. Kim , Jack Jean, Concurrency preserving partitioning (CPP) for parallel logic simulation, ACM SIGSIM Simulation Digest, v.26 n.1, p.98-105, July 1996
Jingjing Wang , Ketan Bahulkar , Dmitry Ponomarev , Nael Abu-Ghazaleh, Can PDES scale in environments with heterogeneous delays?, Proceedings of the 2013 ACM SIGSIM conference on Principles of advanced discrete simulation, May 19-22, 2013, Montr©al, Québec, Canada
Lijun Li , Carl Tropper, Event reconstruction in time warp, Proceedings of the eighteenth workshop on Parallel and distributed simulation, May 16-19, 2004, Kufstein, Austria
Kai-Hui Chang , Jeh-Yen Kang , Han-Wei Wang , Wei-Ting Tu , Yi-Jong Yeh , Sy-Yen Kuo, Automatic partitioner for behavior level distributed logic simulation, Proceedings of the 25th IFIP WG 6.1 international conference on Formal Techniques for Networked and Distributed Systems, October 02-05, 2005, Taipei, Taiwan
Yuhao Zhu , Bo Wang , Yangdong Deng, Massively Parallel Logic Simulation with GPUs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.3, p.1-20, June 2011
Jörg Keller , Thomas Rauber , Bernd Rederlechner, Conservative circuit simulation on shared-memory multiprocessors, ACM SIGSIM Simulation Digest, v.26 n.1, p.126-134, July 1996
Lijun Li , Hai Huang , Carl Tropper, DVS: An Object-Oriented Framework for Distributed Verilog Simulation, Proceedings of the seventeenth workshop on Parallel and distributed simulation, p.173, June 10-13, 2003
E. Tsirogiannis , G. Theodoropoulos , D. Chen , Q. Zhang , L. Janin , D. Edwards, A Framework for Distributed Simulation of Asynchronous Handshake Circuits, Proceedings of the 39th annual Symposium on Simulation, p.214-222, April 02-06, 2006
Yi Zhang , Jingjing Wang , Dmitry Ponomarev , Nael Abu-Ghazaleh, Exploring many-core architecture design space for parallel discrete event simulation, Proceedings of the 2nd ACM SIGSIM/PADS conference on Principles of advanced discrete simulation, May 18-21, 2014, Denver, Colorado, USA
Christoph Schumacher , Rainer Leupers , Dietmar Petras , Andreas Hoffmann, parSC: synchronous parallel systemc simulation on multi-core host architectures, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA
Tun Li , Yang guo , SiKun Li , FuJiang Ao , GongJie Li, Parallel verilog simulation: architecture and circuit partition, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Lijun Li , Carl Tropper, A Design-Driven Partitioning Algorithm for Distributed Verilog Simulation, Proceedings of the 21st International Workshop on Principles of Advanced and Distributed Simulation, p.211-218, June 12-15, 2007
Roger D. Chamberlain, Parallel logic simulation of VLSI systems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.139-143, June 12-16, 1995, San Francisco, California, USA
Yu-an Chen , Vikas Jha , Rajive Bagrodia, A multidimensional study on the feasibility of parallel switch-level circuit simulation, ACM SIGSIM Simulation Digest, v.27 n.1, p.46-54, July 1997
Rajive L. Bagrodia, Perils and pitfalls of parallel discrete-event simulation, Proceedings of the 28th conference on Winter simulation, p.136-143, December 08-11, 1996, Coronado, California, United States
Christoph Roth , Simon Reder , Oliver Sander , Michael Hübner , Jürgen Becker, A Framework for exploration of parallel SystemC simulation on the single-chip cloud computer, Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques, March 19-23, 2012, Desenzano del Garda, Italy
Antonio García-Dopico , Antonio Pérez , Santiago Rodríguez , María Isabel García, A New Algorithm for VHDL Parallel Simulation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.3, p.1-31, June 2011
Hervé Avril , Carl Tropper, On Rolling Back and Checkpointing in Time Warp, IEEE Transactions on Parallel and Distributed Systems, v.12 n.11, p.1105-1121, November 2001
Yu-an Chen , Rajive Bagrodia, Shared memory implementation of a parallel switch-level circuit simulator, ACM SIGSIM Simulation Digest, v.28 n.1, p.134-141, July 1998
Bo Wang , Yuhao Zhu , Yangdong Deng, Distributed time, conservative parallel logic simulation on GPUs, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Pirouz Bazargan Sabet , Laurent Vuillemin, An Approach to Mapping the Timing Behavior of VLSI Circuits on Emulators, Proceedings of the 12th International Workshop on Rapid System Prototyping, p.168, June 25-27, 2001
Dragos Lungeanu , C.-J. Richard Shi, Parallel and distributed VHDL simulation, Proceedings of the conference on Design, automation and test in Europe, p.658-662, March 27-30, 2000, Paris, France
Elsa J. Gonsiorowski , Justin M. LaPre , Christopher D. Carothers, Improving Accuracy and Performance Through Automatic Model Generation for Gate-Level Circuit PDES with Reverse Computation, Proceedings of the 3rd ACM SIGSIM Conference on Principles of Advanced Discrete Simulation, June 10-12, 2015, London, United Kingdom
Paul Wonnacott , David Bruce, TheAPOSTLEsimulation language: granularity control and performance data, ACM SIGSIM Simulation Digest, v.26 n.1, p.114-123, July 1996
Qing XU , Carl Tropper, XTW, a parallel and distributed logic simulator, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
V. Kirshnaswamy , G. Hasteer , P. Banerjee, Automatic Parallelization of Compiled Event Driven VHDL Simulation, IEEE Transactions on Computers, v.51 n.4, p.380-394, April 2002
Qing Xu , Carl Tropper, On Determining How Many Computers to Use in Parallel VLSI Simulation, Proceedings of the 2009 ACM/IEEE/SCS 23rd Workshop on Principles of Advanced and Distributed Simulation, p.122-128, June 22-25, 2009
Venkatram Krishnaswamy , Prithviraj Banerjee, Actor based parallel VHDL simulation using time warp, ACM SIGSIM Simulation Digest, v.26 n.1, p.135-142, July 1996
David Grant , Graeme Smecher , Guy G. Lemieux , Rosemary Francis, Rapid Synthesis and Simulation of Computational Circuits in an MPPA, Journal of Signal Processing Systems, v.67 n.1, p.47-63, April     2012
Lijun Li , Carl Tropper, A Multiway Design-driven Partitioning Algorithm for Distributed Verilog Simulation, Simulation, v.85 n.4, p.257-270, April     2009
