{
  "module_name": "mt6370.h",
  "hash_id": "295a549c1c23e3bd0c1583abaf16484dd6719447db0f04a5336bedaf88d64392",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mfd/mt6370.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6370_H__\n#define __MFD_MT6370_H__\n\n \n#define MT6370_IRQ_DIRCHGON\t\t0\n#define MT6370_IRQ_CHG_TREG\t\t4\n#define MT6370_IRQ_CHG_AICR\t\t5\n#define MT6370_IRQ_CHG_MIVR\t\t6\n#define MT6370_IRQ_PWR_RDY\t\t7\n#define MT6370_IRQ_FL_CHG_VINOVP\t11\n#define MT6370_IRQ_CHG_VSYSUV\t\t12\n#define MT6370_IRQ_CHG_VSYSOV\t\t13\n#define MT6370_IRQ_CHG_VBATOV\t\t14\n#define MT6370_IRQ_CHG_VINOVPCHG\t15\n#define MT6370_IRQ_TS_BAT_COLD\t\t20\n#define MT6370_IRQ_TS_BAT_COOL\t\t21\n#define MT6370_IRQ_TS_BAT_WARM\t\t22\n#define MT6370_IRQ_TS_BAT_HOT\t\t23\n#define MT6370_IRQ_TS_STATC\t\t24\n#define MT6370_IRQ_CHG_FAULT\t\t25\n#define MT6370_IRQ_CHG_STATC\t\t26\n#define MT6370_IRQ_CHG_TMR\t\t27\n#define MT6370_IRQ_CHG_BATABS\t\t28\n#define MT6370_IRQ_CHG_ADPBAD\t\t29\n#define MT6370_IRQ_CHG_RVP\t\t30\n#define MT6370_IRQ_TSHUTDOWN\t\t31\n#define MT6370_IRQ_CHG_IINMEAS\t\t32\n#define MT6370_IRQ_CHG_ICCMEAS\t\t33\n#define MT6370_IRQ_CHGDET_DONE\t\t34\n#define MT6370_IRQ_WDTMR\t\t35\n#define MT6370_IRQ_SSFINISH\t\t36\n#define MT6370_IRQ_CHG_RECHG\t\t37\n#define MT6370_IRQ_CHG_TERM\t\t38\n#define MT6370_IRQ_CHG_IEOC\t\t39\n#define MT6370_IRQ_ADC_DONE\t\t40\n#define MT6370_IRQ_PUMPX_DONE\t\t41\n#define MT6370_IRQ_BST_BATUV\t\t45\n#define MT6370_IRQ_BST_MIDOV\t\t46\n#define MT6370_IRQ_BST_OLP\t\t47\n#define MT6370_IRQ_ATTACH\t\t48\n#define MT6370_IRQ_DETACH\t\t49\n#define MT6370_IRQ_HVDCP_STPDONE\t51\n#define MT6370_IRQ_HVDCP_VBUSDET_DONE\t52\n#define MT6370_IRQ_HVDCP_DET\t\t53\n#define MT6370_IRQ_CHGDET\t\t54\n#define MT6370_IRQ_DCDT\t\t\t55\n#define MT6370_IRQ_DIRCHG_VGOK\t\t59\n#define MT6370_IRQ_DIRCHG_WDTMR\t\t60\n#define MT6370_IRQ_DIRCHG_UC\t\t61\n#define MT6370_IRQ_DIRCHG_OC\t\t62\n#define MT6370_IRQ_DIRCHG_OV\t\t63\n#define MT6370_IRQ_OVPCTRL_SWON\t\t67\n#define MT6370_IRQ_OVPCTRL_UVP_D\t68\n#define MT6370_IRQ_OVPCTRL_UVP\t\t69\n#define MT6370_IRQ_OVPCTRL_OVP_D\t70\n#define MT6370_IRQ_OVPCTRL_OVP\t\t71\n#define MT6370_IRQ_FLED_STRBPIN\t\t72\n#define MT6370_IRQ_FLED_TORPIN\t\t73\n#define MT6370_IRQ_FLED_TX\t\t74\n#define MT6370_IRQ_FLED_LVF\t\t75\n#define MT6370_IRQ_FLED2_SHORT\t\t78\n#define MT6370_IRQ_FLED1_SHORT\t\t79\n#define MT6370_IRQ_FLED2_STRB\t\t80\n#define MT6370_IRQ_FLED1_STRB\t\t81\n#define mT6370_IRQ_FLED2_STRB_TO\t82\n#define MT6370_IRQ_FLED1_STRB_TO\t83\n#define MT6370_IRQ_FLED2_TOR\t\t84\n#define MT6370_IRQ_FLED1_TOR\t\t85\n#define MT6370_IRQ_OTP\t\t\t93\n#define MT6370_IRQ_VDDA_OVP\t\t94\n#define MT6370_IRQ_VDDA_UV\t\t95\n#define MT6370_IRQ_LDO_OC\t\t103\n#define MT6370_IRQ_BLED_OCP\t\t118\n#define MT6370_IRQ_BLED_OVP\t\t119\n#define MT6370_IRQ_DSV_VNEG_OCP\t\t123\n#define MT6370_IRQ_DSV_VPOS_OCP\t\t124\n#define MT6370_IRQ_DSV_BST_OCP\t\t125\n#define MT6370_IRQ_DSV_VNEG_SCP\t\t126\n#define MT6370_IRQ_DSV_VPOS_SCP\t\t127\n\nenum {\n\tMT6370_USBC_I2C = 0,\n\tMT6370_PMU_I2C,\n\tMT6370_MAX_I2C\n};\n\nstruct mt6370_info {\n\tstruct i2c_client *i2c[MT6370_MAX_I2C];\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}