Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 17 11:42:17 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.313        0.000                      0                  103        0.153        0.000                      0                  103        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.313        0.000                      0                  103        0.153        0.000                      0                  103        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.869ns (50.491%)  route 1.833ns (49.509%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_UART/U_BR_GEN/CLK
    SLICE_X3Y18          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_UART/U_BR_GEN/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.863     6.467    U_UART/U_BR_GEN/counter_reg[1]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.104 r  U_UART/U_BR_GEN/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    U_UART/U_BR_GEN/counter_next0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  U_UART/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    U_UART/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.338 r  U_UART/U_BR_GEN/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.338    U_UART/U_BR_GEN/counter_next0_carry__1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.557 r  U_UART/U_BR_GEN/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.970     8.527    U_UART/U_BR_GEN/data0[13]
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.323     8.850 r  U_UART/U_BR_GEN/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.850    U_UART/U_BR_GEN/counter_next[13]
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.075    15.163    U_UART/U_BR_GEN/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 1.752ns (48.485%)  route 1.862ns (51.515%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_UART/U_BR_GEN/CLK
    SLICE_X3Y18          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_UART/U_BR_GEN/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.863     6.467    U_UART/U_BR_GEN/counter_reg[1]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.104 r  U_UART/U_BR_GEN/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    U_UART/U_BR_GEN/counter_next0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  U_UART/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    U_UART/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.440 r  U_UART/U_BR_GEN/counter_next0_carry__1/O[0]
                         net (fo=1, routed)           0.999     8.439    U_UART/U_BR_GEN/data0[9]
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.323     8.762 r  U_UART/U_BR_GEN/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.762    U_UART/U_BR_GEN/counter_next[9]
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.075    15.163    U_UART/U_BR_GEN/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.963ns (28.498%)  route 2.416ns (71.502%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_UART/U_BR_GEN/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.630    U_UART/U_BR_GEN/counter_reg[12]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.296     6.926 r  U_UART/U_BR_GEN/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.439    U_UART/U_BR_GEN/counter_reg[13]_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.563 f  U_UART/U_BR_GEN/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.839     8.401    U_UART/U_BR_GEN/tick_next
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.525 r  U_UART/U_BR_GEN/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.525    U_UART/U_BR_GEN/counter_next[6]
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.029    15.117    U_UART/U_BR_GEN/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.963ns (28.507%)  route 2.415ns (71.493%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_UART/U_BR_GEN/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.630    U_UART/U_BR_GEN/counter_reg[12]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.296     6.926 r  U_UART/U_BR_GEN/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.439    U_UART/U_BR_GEN/counter_reg[13]_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.563 f  U_UART/U_BR_GEN/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.838     8.400    U_UART/U_BR_GEN/tick_next
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.524 r  U_UART/U_BR_GEN/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.524    U_UART/U_BR_GEN/counter_next[7]
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.031    15.119    U_UART/U_BR_GEN/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.991ns (29.094%)  route 2.415ns (70.906%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_UART/U_BR_GEN/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.630    U_UART/U_BR_GEN/counter_reg[12]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.296     6.926 r  U_UART/U_BR_GEN/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.439    U_UART/U_BR_GEN/counter_reg[13]_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.563 f  U_UART/U_BR_GEN/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.838     8.400    U_UART/U_BR_GEN/tick_next
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.152     8.552 r  U_UART/U_BR_GEN/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.552    U_UART/U_BR_GEN/counter_next[8]
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y19          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.075    15.163    U_UART/U_BR_GEN/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 1.860ns (55.013%)  route 1.521ns (44.987%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_UART/U_BR_GEN/CLK
    SLICE_X3Y18          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_UART/U_BR_GEN/counter_reg_reg[1]/Q
                         net (fo=2, routed)           0.863     6.467    U_UART/U_BR_GEN/counter_reg[1]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.104 r  U_UART/U_BR_GEN/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    U_UART/U_BR_GEN/counter_next0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.221 r  U_UART/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    U_UART/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.536 r  U_UART/U_BR_GEN/counter_next0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.194    U_UART/U_BR_GEN/data0[12]
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.335     8.529 r  U_UART/U_BR_GEN/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.529    U_UART/U_BR_GEN/counter_next[12]
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.075    15.163    U_UART/U_BR_GEN/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.963ns (29.057%)  route 2.351ns (70.943%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_UART/U_BR_GEN/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.630    U_UART/U_BR_GEN/counter_reg[12]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.296     6.926 r  U_UART/U_BR_GEN/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.439    U_UART/U_BR_GEN/counter_reg[13]_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.563 f  U_UART/U_BR_GEN/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.774     8.336    U_UART/U_BR_GEN/tick_next
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.460 r  U_UART/U_BR_GEN/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.460    U_UART/U_BR_GEN/counter_next[10]
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[10]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.029    15.140    U_UART/U_BR_GEN/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_UART/U_BR_GEN/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_GEN/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.963ns (29.075%)  route 2.349ns (70.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.625     5.146    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_UART/U_BR_GEN/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.630    U_UART/U_BR_GEN/counter_reg[12]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.296     6.926 r  U_UART/U_BR_GEN/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.439    U_UART/U_BR_GEN/counter_reg[13]_i_4_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.563 f  U_UART/U_BR_GEN/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.772     8.334    U_UART/U_BR_GEN/tick_next
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.458 r  U_UART/U_BR_GEN/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.458    U_UART/U_BR_GEN/counter_next[11]
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_UART/U_BR_GEN/CLK
    SLICE_X3Y20          FDCE                                         r  U_UART/U_BR_GEN/counter_reg_reg[11]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.031    15.142    U_UART/U_BR_GEN/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.940ns (31.675%)  route 2.028ns (68.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.142    U_UART/U_TxD/CLK
    SLICE_X5Y21          FDCE                                         r  U_UART/U_TxD/bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  U_UART/U_TxD/bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.985     6.583    U_UART/U_TxD/bit_cnt_reg[0]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     6.735 f  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.514     7.249    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.332     7.581 r  U_UART/U_TxD/bit_cnt_reg[2]_i_1/O
                         net (fo=10, routed)          0.529     8.110    U_UART/U_TxD/bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_UART/U_TxD/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_UART/U_TxD/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_TxD/tx_data_reg_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.868    U_UART/U_TxD/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.940ns (31.675%)  route 2.028ns (68.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.142    U_UART/U_TxD/CLK
    SLICE_X5Y21          FDCE                                         r  U_UART/U_TxD/bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  U_UART/U_TxD/bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.985     6.583    U_UART/U_TxD/bit_cnt_reg[0]
    SLICE_X5Y21          LUT3 (Prop_lut3_I1_O)        0.152     6.735 f  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.514     7.249    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I3_O)        0.332     7.581 r  U_UART/U_TxD/bit_cnt_reg[2]_i_1/O
                         net (fo=10, routed)          0.529     8.110    U_UART/U_TxD/bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_UART/U_TxD/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_UART/U_TxD/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_TxD/tx_data_reg_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.868    U_UART/U_TxD/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.609%)  route 0.071ns (33.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_BTN_TX/CLK
    SLICE_X5Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_BTN_TX/Q_reg_reg[3]/Q
                         net (fo=2, routed)           0.071     1.680    U_BTN_TX/Q_next[4]
    SLICE_X4Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    U_BTN_TX/CLK
    SLICE_X4Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.046     1.527    U_BTN_TX/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    U_BTN_TX/CLK
    SLICE_X7Y21          FDRE                                         r  U_BTN_TX/Q_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U_BTN_TX/Q_reg_reg[36]/Q
                         net (fo=2, routed)           0.127     1.734    U_BTN_TX/Q_next[37]
    SLICE_X6Y21          FDRE                                         r  U_BTN_TX/Q_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.852     1.979    U_BTN_TX/CLK
    SLICE_X6Y21          FDRE                                         r  U_BTN_TX/Q_reg_reg[37]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.059     1.538    U_BTN_TX/Q_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    U_BTN_TX/CLK
    SLICE_X7Y18          FDRE                                         r  U_BTN_TX/Q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U_BTN_TX/Q_reg_reg[23]/Q
                         net (fo=2, routed)           0.128     1.738    U_BTN_TX/Q_next[24]
    SLICE_X6Y18          FDRE                                         r  U_BTN_TX/Q_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    U_BTN_TX/CLK
    SLICE_X6Y18          FDRE                                         r  U_BTN_TX/Q_reg_reg[24]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.059     1.541    U_BTN_TX/Q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.467    U_BTN_TX/CLK
    SLICE_X4Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_BTN_TX/Q_reg_reg[13]/Q
                         net (fo=2, routed)           0.132     1.740    U_BTN_TX/Q_next[14]
    SLICE_X4Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.980    U_BTN_TX/CLK
    SLICE_X4Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[14]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.075     1.542    U_BTN_TX/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.281%)  route 0.122ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    U_BTN_TX/CLK
    SLICE_X6Y18          FDRE                                         r  U_BTN_TX/Q_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  U_BTN_TX/Q_reg_reg[27]/Q
                         net (fo=2, routed)           0.122     1.755    U_BTN_TX/Q_next[28]
    SLICE_X6Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    U_BTN_TX/CLK
    SLICE_X6Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[28]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.075     1.557    U_BTN_TX/Q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.467    U_BTN_TX/CLK
    SLICE_X6Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  U_BTN_TX/Q_reg_reg[34]/Q
                         net (fo=2, routed)           0.121     1.752    U_BTN_TX/Q_next[35]
    SLICE_X7Y21          FDRE                                         r  U_BTN_TX/Q_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.852     1.979    U_BTN_TX/CLK
    SLICE_X7Y21          FDRE                                         r  U_BTN_TX/Q_reg_reg[35]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.070     1.550    U_BTN_TX/Q_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.467    U_BTN_TX/CLK
    SLICE_X7Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_BTN_TX/Q_reg_reg[40]/Q
                         net (fo=2, routed)           0.113     1.721    U_BTN_TX/Q_next[41]
    SLICE_X7Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.980    U_BTN_TX/CLK
    SLICE_X7Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[41]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.047     1.514    U_BTN_TX/Q_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.467    U_BTN_TX/CLK
    SLICE_X5Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_BTN_TX/Q_reg_reg[52]/Q
                         net (fo=2, routed)           0.116     1.724    U_BTN_TX/Q_next[53]
    SLICE_X5Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.980    U_BTN_TX/CLK
    SLICE_X5Y20          FDRE                                         r  U_BTN_TX/Q_reg_reg[53]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.047     1.514    U_BTN_TX/Q_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_BTN_TX/CLK
    SLICE_X6Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U_BTN_TX/Q_reg_reg[31]/Q
                         net (fo=2, routed)           0.112     1.744    U_BTN_TX/Q_next[32]
    SLICE_X6Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    U_BTN_TX/CLK
    SLICE_X6Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[32]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.060     1.528    U_BTN_TX/Q_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_BTN_TX/Q_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_TX/Q_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.388%)  route 0.163ns (53.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_BTN_TX/CLK
    SLICE_X4Y19          FDRE                                         r  U_BTN_TX/Q_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_BTN_TX/Q_reg_reg[58]/Q
                         net (fo=2, routed)           0.163     1.772    U_BTN_TX/Q_next[59]
    SLICE_X4Y18          FDRE                                         r  U_BTN_TX/Q_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    U_BTN_TX/CLK
    SLICE_X4Y18          FDRE                                         r  U_BTN_TX/Q_reg_reg[59]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.070     1.553    U_BTN_TX/Q_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    U_BTN_TX/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    U_BTN_TX/Q_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    U_BTN_TX/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    U_BTN_TX/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    U_BTN_TX/Q_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    U_BTN_TX/Q_reg_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    U_BTN_TX/Q_reg_reg[17]/C



