# Synospys Constraint Checker(syntax only), version maprc, Build 1495R, built Mar  1 2013
# Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

# Written on Thu Apr 13 13:40:55 2017


##### DESIGN INFO #######################################################

Top View:                "IntF"
Constraint File(s):      "F:\zyd\FPGA\synplify\proj_1.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start         Requested     Requested     Clock        Clock              
Clock         Frequency     Period        Type         Group              
--------------------------------------------------------------------------
IntF|nADV     50.0 MHz      20.000        inferred     Inferred_clkgroup_0
IntF|nWR      50.0 MHz      20.000        inferred     Inferred_clkgroup_1
==========================================================================
