<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Sep  7 16:32:50 2024" VIVADOVERSION="2024.1.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="MainDesign" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK_IN" SIGIS="clk" SIGNAME="External_Ports_CLK_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ClockDivider_1" PORT="CLK_IN"/>
        <CONNECTION INSTANCE="ClockDivider_2" PORT="CLK_IN"/>
        <CONNECTION INSTANCE="ClockDivider_3" PORT="CLK_IN"/>
        <CONNECTION INSTANCE="ClockDivider_4" PORT="CLK_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD0" SIGIS="undef" SIGNAME="ClockDivider_1_CLK_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ClockDivider_1" PORT="CLK_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD1" SIGIS="undef" SIGNAME="ClockDivider_2_CLK_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ClockDivider_2" PORT="CLK_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD2" SIGIS="undef" SIGNAME="ClockDivider_3_CLK_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ClockDivider_3" PORT="CLK_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LD3" SIGIS="undef" SIGNAME="ClockDivider_4_CLK_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ClockDivider_4" PORT="CLK_OUT"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ClockDivider_1" HWVERSION="1.0" INSTANCE="ClockDivider_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ClockDivider" VLNV="xilinx.com:module_ref:ClockDivider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x7735940"/>
        <PARAMETER NAME="Component_Name" VALUE="MainDesign_ClockDivider_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="ClockDivider_1_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ClockDivider_2" HWVERSION="1.0" INSTANCE="ClockDivider_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ClockDivider" VLNV="xilinx.com:module_ref:ClockDivider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x3b9aca0"/>
        <PARAMETER NAME="Component_Name" VALUE="MainDesign_ClockDivider_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="ClockDivider_2_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ClockDivider_3" HWVERSION="1.0" INSTANCE="ClockDivider_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ClockDivider" VLNV="xilinx.com:module_ref:ClockDivider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x1dcd650"/>
        <PARAMETER NAME="Component_Name" VALUE="MainDesign_ClockDivider_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="ClockDivider_3_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ClockDivider_4" HWVERSION="1.0" INSTANCE="ClockDivider_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ClockDivider" VLNV="xilinx.com:module_ref:ClockDivider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x0ee6b28"/>
        <PARAMETER NAME="Component_Name" VALUE="MainDesign_ClockDivider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_IN" SIGIS="undef" SIGNAME="External_Ports_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_OUT" SIGIS="undef" SIGNAME="ClockDivider_4_CLK_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
