Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 19 01:54:43 2020
| Host         : xcosswbld06 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : project_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.128        0.000                      0                 1029        0.122        0.000                      0                 1029        4.020        0.000                       0                   488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.128        0.000                      0                 1029        0.122        0.000                      0                 1029        4.020        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 3.391ns (41.019%)  route 4.876ns (58.981%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.502    11.298    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X29Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    12.704    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.302    12.631    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.426    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 3.391ns (41.019%)  route 4.876ns (58.981%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.502    11.298    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X29Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    12.704    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.302    12.631    
    SLICE_X29Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.426    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 3.515ns (41.760%)  route 4.902ns (58.240%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.333    10.452    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.355    10.807 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_3/O
                         net (fo=3, routed)           0.517    11.324    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state
    SLICE_X30Y94         LUT6 (Prop_lut6_I4_O)        0.124    11.448 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.448    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[0]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    12.704    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[0]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.302    12.631    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.077    12.708    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 3.515ns (41.775%)  route 4.899ns (58.225%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.333    10.452    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.355    10.807 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_3/O
                         net (fo=3, routed)           0.514    11.321    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state
    SLICE_X30Y94         LUT5 (Prop_lut5_I3_O)        0.124    11.445 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.445    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[1]_i_1_n_0
    SLICE_X30Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    12.704    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y94         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.302    12.631    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.081    12.712    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 3.391ns (41.865%)  route 4.709ns (58.136%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.335    11.131    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    12.703    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.302    12.630    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205    12.425    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 3.391ns (41.865%)  route 4.709ns (58.136%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.335    11.131    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    12.703    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.302    12.630    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205    12.425    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 3.391ns (41.865%)  route 4.709ns (58.136%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.335    11.131    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    12.703    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.302    12.630    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205    12.425    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 3.391ns (41.865%)  route 4.709ns (58.136%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.335    11.131    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.524    12.703    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X28Y92         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.302    12.630    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.205    12.425    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 3.391ns (41.772%)  route 4.727ns (58.228%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.353    11.149    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    12.704    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y93         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.302    12.631    
    SLICE_X30Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.462    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 3.391ns (41.772%)  route 4.727ns (58.228%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.737     3.031    project_1_i/ZYNQPS_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     4.461 f  project_1_i/ZYNQPS_0/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=3, routed)           1.153     5.614    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[0]
    SLICE_X27Y96         LUT2 (Prop_lut2_I0_O)        0.154     5.768 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.639     6.406    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_9_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I5_O)        0.327     6.733 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.612     7.346    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X28Y98         LUT5 (Prop_lut5_I1_O)        0.120     7.466 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.626     8.091    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.356     8.447 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.428     8.875    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X29Y95         LUT2 (Prop_lut2_I0_O)        0.322     9.197 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.595     9.792    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.327    10.119 f  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3/O
                         net (fo=2, routed)           0.322    10.441    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_3_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.355    10.796 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1/O
                         net (fo=9, routed)           0.353    11.149    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         1.525    12.704    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y93         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.302    12.631    
    SLICE_X30Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.462    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  1.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.559     0.895    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X33Y97         FDRE                                         r  project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.091    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y97         FDRE                                         r  project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.826     1.192    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X33Y97         FDRE                                         r  project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.895    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.075     0.970    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.554     0.890    project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y84         FDCE                                         r  project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.086    project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X35Y84         FDCE                                         r  project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.819     1.185    project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y84         FDCE                                         r  project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.295     0.890    
    SLICE_X35Y84         FDCE (Hold_fdce_C_D)         0.075     0.965    project_1_i/SMART_CON_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.556     0.892    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y96         FDRE                                         r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.088    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y96         FDRE                                         r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.824     1.190    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y96         FDRE                                         r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.892    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.075     0.967    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y93         FDCE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.090    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X33Y93         FDCE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.825     1.191    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y93         FDCE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.297     0.894    
    SLICE_X33Y93         FDCE (Hold_fdce_C_D)         0.075     0.969    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.573     0.909    project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X27Y93         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/Q
                         net (fo=1, routed)           0.080     1.130    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[19]
    SLICE_X26Y93         LUT2 (Prop_lut2_I0_O)        0.049     1.179 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.179    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[19]
    SLICE_X26Y93         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.843     1.209    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X26Y93         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.131     1.053    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.572     0.908    project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X27Y91         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  project_1_i/SMART_CON_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[30]/Q
                         net (fo=1, routed)           0.089     1.138    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[11]
    SLICE_X26Y91         LUT2 (Prop_lut2_I0_O)        0.049     1.187 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.187    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[11]
    SLICE_X26Y91         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.842     1.208    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X26Y91         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y91         FDRE (Hold_fdre_C_D)         0.131     1.052    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.558     0.894    project_1_i/SMART_CON_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X33Y96         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  project_1_i/SMART_CON_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=8, routed)           0.089     1.123    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bvalid
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.168 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.168    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.825     1.191    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X32Y96         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.121     1.028    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[storage]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.958%)  route 0.237ns (56.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.659     0.995    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X29Y100        FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/Q
                         net (fo=7, routed)           0.237     1.373    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/p_0_in[0]
    SLICE_X29Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.418 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state[storage]_i_1__0/O
                         net (fo=1, routed)           0.000     1.418    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state[storage]_i_1__0_n_0
    SLICE_X29Y98         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[storage]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.845     1.211    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X29Y98         FDRE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[storage]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[storage]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.559     0.895    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y97         FDRE                                         r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.114    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X34Y97         FDRE                                         r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.826     1.192    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y97         FDRE                                         r  project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.895    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.060     0.955    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.553     0.889    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y83         FDCE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.108    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X34Y83         FDCE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    project_1_i/ZYNQPS_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=488, routed)         0.818     1.184    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y83         FDCE                                         r  project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.295     0.889    
    SLICE_X34Y83         FDCE (Hold_fdce_C_D)         0.060     0.949    project_1_i/SMART_CON_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/ZYNQPS_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  project_1_i/ZYNQPS_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y87    project_1_i/AXI_GPIO_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y95    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y95    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y95    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    project_1_i/SMART_CON_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y96    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y95    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y95    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y95    project_1_i/PROC_SYS_RESET_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C



