###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:12 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.781
- Setup                         0.502
+ Phase Shift                   1.000
= Required Time                 1.280
- Arrival Time                  4.248
= Slack Time                   -2.968
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.868 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.721 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.461 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -1.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_905_0        | A ^ -> Y v     | MUX2X1   | 0.185 | 0.151 |   4.248 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.185 | 0.000 |   4.248 |    1.280 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.068 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.216 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.454 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.781 |    3.750 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.845
- Setup                         0.124
+ Phase Shift                   1.000
= Required Time                 1.721
- Arrival Time                  4.684
= Slack Time                   -2.964
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -2.864 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.105 | 0.147 |   0.247 |   -2.716 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.285 | 0.260 |   0.507 |   -2.456 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8   | 0.289 | 0.278 |   0.785 |   -2.179 | 
     | I0/LD/CTRL/\curr_state_reg[2]              | CLK ^ -> Q v   | DFFSR   | 0.213 | 0.638 |   1.423 |   -1.541 | 
     | I0/LD/CTRL/FE_OCP_RBC338_curr_state_2_     | A v -> Y v     | BUFX4   | 0.101 | 0.251 |   1.673 |   -1.290 | 
     | I0/LD/CTRL/FE_RC_494_0                     | A v -> Y v     | AND2X2  | 0.082 | 0.196 |   1.869 |   -1.095 | 
     | I0/LD/CTRL/FE_RC_1684_0                    | C v -> Y ^     | NAND3X1 | 0.250 | 0.170 |   2.039 |   -0.925 | 
     | I0/LD/CTRL/FE_RC_13_0                      | A ^ -> Y v     | NAND2X1 | 0.227 | 0.171 |   2.210 |   -0.753 | 
     | I0/LD/CTRL/U79                             | A v -> Y ^     | NOR2X1  | 0.359 | 0.281 |   2.491 |   -0.472 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.220 | 0.238 |   2.729 |   -0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_316_0 | A v -> Y v     | AND2X2  | 0.234 | 0.365 |   3.094 |    0.130 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_620_0 | A v -> Y ^     | INVX2   | 0.097 | 0.098 |   3.192 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_619_0 | A ^ -> Y v     | NAND2X1 | 0.122 | 0.086 |   3.278 |    0.315 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_618_0 | C v -> Y ^     | NAND3X1 | 0.288 | 0.209 |   3.487 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_41_0  | A ^ -> Y v     | NAND2X1 | 0.149 | 0.072 |   3.559 |    0.595 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_482_0 | C v -> Y ^     | OAI21X1 | 0.318 | 0.261 |   3.820 |    0.857 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_483_0      | A ^ -> Y v     | XOR2X1  | 0.267 | 0.310 |   4.130 |    1.167 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19              | A v -> Y v     | XOR2X1  | 0.140 | 0.213 |   4.343 |    1.379 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | B v -> Y ^     | NAND2X1 | 0.203 | 0.177 |   4.520 |    1.557 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.168 | 0.163 |   4.684 |    1.720 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.168 | 0.001 |   4.684 |    1.721 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    3.064 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.105 | 0.147 |   0.247 |    3.211 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.285 | 0.260 |   0.507 |    3.471 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.268 |   0.775 |    3.739 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.341 | 0.070 |   0.845 |    3.809 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.792
- Setup                         0.365
+ Phase Shift                   1.000
= Required Time                 1.427
- Arrival Time                  4.362
= Slack Time                   -2.936
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.836 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.688 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.428 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    0.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.216 | 0.327 |   4.237 |    1.301 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1598_0         | A ^ -> Y v     | MUX2X1   | 0.159 | 0.125 |   4.362 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.159 | 0.000 |   4.362 |    1.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.036 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.183 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.421 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.287 | 0.013 |   0.792 |    3.728 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.367
+ Phase Shift                   1.000
= Required Time                 1.430
- Arrival Time                  4.357
= Slack Time                   -2.927
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.827 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.680 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.420 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    0.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.216 | 0.327 |   4.237 |    1.310 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1606_0         | A ^ -> Y v     | MUX2X1   | 0.155 | 0.120 |   4.357 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.155 | 0.000 |   4.357 |    1.430 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.027 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.174 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.434 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.306 | 0.274 |   0.781 |    3.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.313 | 0.016 |   0.797 |    3.724 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.794
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  4.356
= Slack Time                   -2.922
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.822 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.675 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.415 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.216 | 0.327 |   4.237 |    1.315 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1602_0         | A ^ -> Y v     | MUX2X1   | 0.152 | 0.119 |   4.355 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.152 | 0.000 |   4.356 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.022 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.169 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.407 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.287 | 0.015 |   0.794 |    3.716 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.779
- Setup                         0.440
+ Phase Shift                   1.000
= Required Time                 1.339
- Arrival Time                  4.261
= Slack Time                   -2.922
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.822 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.674 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.414 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |   -0.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.232 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.183 | 0.150 |   4.260 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.183 | 0.001 |   4.261 |    1.339 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.022 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.169 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.407 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.009 |   0.780 |    3.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.801
- Setup                         0.366
+ Phase Shift                   1.000
= Required Time                 1.435
- Arrival Time                  4.357
= Slack Time                   -2.921
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.822 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.674 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.414 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.216 | 0.327 |   4.237 |    1.315 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1594_0         | A ^ -> Y v     | MUX2X1   | 0.154 | 0.119 |   4.356 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.154 | 0.000 |   4.357 |    1.435 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.021 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.169 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.429 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.306 | 0.274 |   0.781 |    3.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.313 | 0.020 |   0.801 |    3.722 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.793
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  4.354
= Slack Time                   -2.920
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.820 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.673 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.413 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.216 | 0.327 |   4.237 |    1.317 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1604_0         | A ^ -> Y v     | MUX2X1   | 0.150 | 0.117 |   4.353 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.150 | 0.000 |   4.354 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.020 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.167 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.405 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.287 | 0.013 |   0.793 |    3.713 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.799
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 1.435
- Arrival Time                  4.352
= Slack Time                   -2.917
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.817 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.670 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.410 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    0.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.216 | 0.327 |   4.237 |    1.320 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_931_0          | A ^ -> Y v     | MUX2X1   | 0.151 | 0.115 |   4.352 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.151 | 0.000 |   4.352 |    1.435 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.017 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.164 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.424 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.306 | 0.274 |   0.781 |    3.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.313 | 0.019 |   0.799 |    3.716 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.380
+ Phase Shift                   1.000
= Required Time                 1.420
- Arrival Time                  4.335
= Slack Time                   -2.915
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.815 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.668 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.408 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC136_FE_OFN72_ | A ^ -> Y ^     | BUFX2    | 0.162 | 0.272 |   4.182 |    1.267 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.175 | 0.153 |   4.335 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.175 | 0.001 |   4.335 |    1.420 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.015 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.162 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.422 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.306 | 0.274 |   0.781 |    3.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.313 | 0.020 |   0.800 |    3.715 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.417
- Arrival Time                  4.322
= Slack Time                   -2.905
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.805 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.658 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.398 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76                  | A v -> Y ^     | NOR2X1   | 0.326 | 0.156 |   2.169 |   -0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n175      | A ^ -> Y ^     | BUFX2    | 0.124 | 0.261 |   2.430 |   -0.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC125_FE_OFN44_ | A ^ -> Y ^     | BUFX4    | 0.290 | 0.339 |   2.769 |   -0.136 | 
     | n175                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | A ^ -> Y v     | AOI22X1  | 0.200 | 0.182 |   2.951 |    0.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B v -> Y ^     | NAND2X1  | 0.175 | 0.171 |   3.122 |    0.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B ^ -> Y v     | NAND2X1  | 0.111 | 0.091 |   3.214 |    0.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A v -> Y ^     | NAND2X1  | 0.169 | 0.160 |   3.373 |    0.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D ^ -> Y v     | AOI22X1  | 0.196 | 0.152 |   3.525 |    0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.369 |   3.895 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1518_0         | A v -> Y ^     | MUX2X1   | 0.229 | 0.214 |   4.108 |    1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC361_n138       | A ^ -> Y ^     | BUFX2    | 0.083 | 0.213 |   4.321 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.083 | 0.001 |   4.322 |    1.417 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.153 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.391 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.287 | 0.019 |   0.798 |    3.703 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.447
+ Phase Shift                   1.000
= Required Time                 1.350
- Arrival Time                  4.243
= Slack Time                   -2.893
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.793 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.646 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.386 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -0.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.183 | 0.145 |   4.242 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.183 | 0.001 |   4.243 |    1.350 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.993 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.140 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.378 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.016 |   0.797 |    3.690 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.801
- Setup                         0.365
+ Phase Shift                   1.000
= Required Time                 1.436
- Arrival Time                  4.319
= Slack Time                   -2.883
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.783 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.636 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.376 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX2    | 0.270 | 0.265 |   2.992 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.092 | 0.257 |   3.249 |    0.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.214 | 0.114 |   3.363 |    0.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.215 | 0.143 |   3.506 |    0.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.126 | 0.127 |   3.633 |    0.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.134 | 0.108 |   3.741 |    0.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.208 | 0.168 |   3.910 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC136_FE_OFN72_ | A ^ -> Y ^     | BUFX2    | 0.162 | 0.272 |   4.182 |    1.299 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.153 | 0.136 |   4.318 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.153 | 0.001 |   4.319 |    1.436 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.983 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.130 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.390 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.306 | 0.274 |   0.781 |    3.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.313 | 0.020 |   0.801 |    3.684 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.782
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 1.417
- Arrival Time                  4.297
= Slack Time                   -2.879
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.779 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.632 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.372 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.255 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   4.162 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_588_0          | A ^ -> Y v     | MUX2X1   | 0.158 | 0.134 |   4.296 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   4.297 |    1.417 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.979 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.127 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.365 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.782 |    3.661 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.788
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 1.431
- Arrival Time                  4.278
= Slack Time                   -2.846
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.746 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.599 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.339 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.289 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   4.162 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | A ^ -> Y v     | MUX2X1   | 0.147 | 0.115 |   4.277 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   4.278 |    1.431 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.946 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.093 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.332 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.297 | 0.007 |   0.788 |    3.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.782
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.404
- Arrival Time                  4.248
= Slack Time                   -2.844
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.744 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.597 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.337 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -0.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.176 | 0.151 |   4.248 |    1.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.176 | 0.000 |   4.248 |    1.404 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.944 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.091 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.329 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.782 |    3.626 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.782
- Setup                         0.374
+ Phase Shift                   1.000
= Required Time                 1.408
- Arrival Time                  4.249
= Slack Time                   -2.842
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.742 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.594 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.334 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.312 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.171 | 0.139 |   4.249 |    1.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.171 | 0.000 |   4.249 |    1.408 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.942 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.089 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.327 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.012 |   0.782 |    3.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.780
- Setup                         0.377
+ Phase Shift                   1.000
= Required Time                 1.402
- Arrival Time                  4.242
= Slack Time                   -2.839
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.739 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.592 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.332 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.314 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1635_0         | A ^ -> Y v     | MUX2X1   | 0.176 | 0.131 |   4.241 |    1.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.176 | 0.001 |   4.242 |    1.402 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.939 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.087 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.325 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.009 |   0.780 |    3.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.781
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.406
- Arrival Time                  4.237
= Slack Time                   -2.831
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.731 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.584 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.324 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.322 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1655_0         | A ^ -> Y v     | MUX2X1   | 0.172 | 0.126 |   4.237 |    1.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   4.237 |    1.406 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.931 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.078 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.317 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.781 |    3.612 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.816
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 1.459
- Arrival Time                  4.287
= Slack Time                   -2.827
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.727 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.580 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.320 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.307 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   4.162 |    1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_600_0          | A ^ -> Y v     | MUX2X1   | 0.147 | 0.124 |   4.286 |    1.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   4.287 |    1.459 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.927 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.075 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.334 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    3.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.019 |   0.816 |    3.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.823
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.466
- Arrival Time                  4.291
= Slack Time                   -2.825
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.725 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.578 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.318 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.310 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    1.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   4.162 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.147 | 0.129 |   4.291 |    1.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   4.291 |    1.466 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.925 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.072 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.332 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    3.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.025 |   0.823 |    3.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.784
- Setup                         0.371
+ Phase Shift                   1.000
= Required Time                 1.412
- Arrival Time                  4.236
= Slack Time                   -2.824
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.724 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.577 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.317 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.167 | 0.139 |   4.236 |    1.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.167 | 0.000 |   4.236 |    1.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.924 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.071 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.309 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.013 |   0.784 |    3.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.785
- Setup                         0.372
+ Phase Shift                   1.000
= Required Time                 1.413
- Arrival Time                  4.235
= Slack Time                   -2.822
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.722 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.575 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.315 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -0.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.168 | 0.138 |   4.235 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.168 | 0.000 |   4.235 |    1.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.922 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.070 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.308 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.014 |   0.785 |    3.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.801
- Setup                         0.376
+ Phase Shift                   1.000
= Required Time                 1.425
- Arrival Time                  4.247
= Slack Time                   -2.822
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.722 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.575 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.315 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.331 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.172 | 0.137 |   4.247 |    1.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.172 | 0.001 |   4.247 |    1.425 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.922 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.070 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.308 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.020 |   0.801 |    3.623 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.792
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.414
- Arrival Time                  4.235
= Slack Time                   -2.821
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.721 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.574 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.314 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.176 | 0.137 |   4.235 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.176 | 0.000 |   4.235 |    1.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.921 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.069 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.307 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.011 |   0.792 |    3.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.803
- Setup                         0.350
+ Phase Shift                   1.000
= Required Time                 1.453
- Arrival Time                  4.271
= Slack Time                   -2.818
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.718 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.571 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.311 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.317 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    1.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   4.147 |    1.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.138 | 0.124 |   4.271 |    1.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.138 | 0.000 |   4.271 |    1.453 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.918 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.065 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.325 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    3.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.291 | 0.006 |   0.803 |    3.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.801
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.420
- Arrival Time                  4.238
= Slack Time                   -2.818
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.718 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.571 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.311 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -0.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.180 | 0.140 |   4.238 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.180 | 0.000 |   4.238 |    1.420 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.918 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.065 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.303 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.020 |   0.801 |    3.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 1.441
- Arrival Time                  4.258
= Slack Time                   -2.817
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.717 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.570 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.310 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC321_FE_OFN | A v -> Y v     | BUFX2    | 0.091 | 0.305 |   3.192 |    0.375 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.141 |   3.333 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.290 | 0.192 |   3.525 |    0.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | A v -> Y ^     | OAI21X1  | 0.176 | 0.158 |   3.683 |    0.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B ^ -> Y ^     | AND2X2   | 0.119 | 0.186 |   3.869 |    1.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A ^ -> Y ^     | BUFX4    | 0.145 | 0.257 |   4.126 |    1.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B ^ -> Y v     | MUX2X1   | 0.150 | 0.132 |   4.258 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D v            | DFFPOSX1 | 0.150 | 0.000 |   4.258 |    1.441 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.917 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.065 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.303 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    3.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.014 |   0.800 |    3.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.803
- Setup                         0.352
+ Phase Shift                   1.000
= Required Time                 1.450
- Arrival Time                  4.266
= Slack Time                   -2.816
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.716 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.568 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.308 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.319 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    1.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   4.147 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_612_0          | A ^ -> Y v     | MUX2X1   | 0.141 | 0.118 |   4.265 |    1.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.141 | 0.000 |   4.266 |    1.450 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.916 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.063 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.323 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    3.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.291 | 0.005 |   0.803 |    3.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.796
- Setup                         0.354
+ Phase Shift                   1.000
= Required Time                 1.441
- Arrival Time                  4.256
= Slack Time                   -2.815
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.715 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.568 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.308 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC321_FE_OFN | A v -> Y v     | BUFX2    | 0.091 | 0.305 |   3.192 |    0.377 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.141 |   3.333 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.290 | 0.192 |   3.525 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | A v -> Y ^     | OAI21X1  | 0.176 | 0.158 |   3.683 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B ^ -> Y ^     | AND2X2   | 0.119 | 0.186 |   3.869 |    1.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A ^ -> Y ^     | BUFX4    | 0.148 | 0.256 |   4.125 |    1.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B ^ -> Y v     | MUX2X1   | 0.144 | 0.131 |   4.256 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D v            | DFFPOSX1 | 0.144 | 0.000 |   4.256 |    1.441 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.915 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.062 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.300 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    3.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.009 |   0.796 |    3.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.374
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  4.237
= Slack Time                   -2.814
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.714 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.567 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.307 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.339 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1657_0         | A ^ -> Y v     | MUX2X1   | 0.171 | 0.126 |   4.237 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.171 | 0.000 |   4.237 |    1.423 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.914 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.061 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.299 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.016 |   0.797 |    3.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.802
- Setup                         0.380
+ Phase Shift                   1.000
= Required Time                 1.422
- Arrival Time                  4.233
= Slack Time                   -2.811
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.711 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.564 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.304 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.805 | 1.097 |   1.895 |   -0.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.287 | 0.294 |   2.188 |   -0.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | B ^ -> Y v     | NOR2X1   | 0.393 | 0.258 |   2.446 |   -0.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC358_n173 | A v -> Y v     | BUFX4    | 0.472 | 0.547 |   2.993 |    0.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_336_0        | D v -> Y ^     | AOI22X1  | 0.226 | 0.249 |   3.241 |    0.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.141 |   3.382 |    0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.115 | 0.240 |   3.621 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.143 | 0.121 |   3.742 |    0.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   4.097 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_899_0        | A ^ -> Y v     | MUX2X1   | 0.179 | 0.135 |   4.233 |    1.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.179 | 0.000 |   4.233 |    1.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.911 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.058 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.297 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.021 |   0.802 |    3.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.823
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.467
- Arrival Time                  4.277
= Slack Time                   -2.809
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.709 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.562 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.302 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.325 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    1.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   4.147 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.146 | 0.129 |   4.276 |    1.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.146 | 0.000 |   4.277 |    1.467 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.909 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.057 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.317 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    3.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.026 |   0.823 |    3.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.441
- Arrival Time                  4.249
= Slack Time                   -2.808
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.708 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.561 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.301 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC321_FE_OFN | A v -> Y v     | BUFX2    | 0.091 | 0.305 |   3.192 |    0.384 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.141 |   3.333 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.290 | 0.192 |   3.525 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | A v -> Y ^     | OAI21X1  | 0.176 | 0.158 |   3.683 |    0.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B ^ -> Y ^     | AND2X2   | 0.119 | 0.186 |   3.869 |    1.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A ^ -> Y ^     | BUFX4    | 0.148 | 0.256 |   4.125 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_585_0          | A ^ -> Y v     | MUX2X1   | 0.146 | 0.124 |   4.249 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D v            | DFFPOSX1 | 0.146 | 0.000 |   4.249 |    1.441 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.908 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.056 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.294 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    3.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.010 |   0.797 |    3.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.802
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.425
- Arrival Time                  4.231
= Slack Time                   -2.806
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.706 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.559 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.299 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.216 |   3.122 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.230 | 0.123 |   3.245 |    0.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.139 |   3.384 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.119 | 0.121 |   3.505 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   3.611 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   3.735 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   4.086 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.175 | 0.144 |   4.230 |    1.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.175 | 0.000 |   4.231 |    1.425 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.906 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.054 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.292 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    3.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.016 |   0.802 |    3.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.787
- Setup                         0.374
+ Phase Shift                   1.000
= Required Time                 1.413
- Arrival Time                  4.219
= Slack Time                   -2.806
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.706 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.559 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.299 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.087 | 0.211 |   3.117 |    0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.228 | 0.126 |   3.243 |    0.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.252 | 0.148 |   3.391 |    0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.103 | 0.228 |   3.619 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.144 | 0.119 |   3.738 |    0.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.289 | 0.355 |   4.092 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1592_0       | A ^ -> Y v     | MUX2X1   | 0.171 | 0.127 |   4.219 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.171 | 0.000 |   4.219 |    1.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.906 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.053 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.291 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.007 |   0.787 |    3.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.787
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.413
- Arrival Time                  4.218
= Slack Time                   -2.805
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.705 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.558 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.298 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.087 | 0.211 |   3.117 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.228 | 0.126 |   3.243 |    0.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.252 | 0.148 |   3.391 |    0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.103 | 0.228 |   3.619 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.144 | 0.119 |   3.738 |    0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.289 | 0.355 |   4.092 |    1.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1590_0       | A ^ -> Y v     | MUX2X1   | 0.172 | 0.125 |   4.218 |    1.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.172 | 0.000 |   4.218 |    1.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.905 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.052 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.291 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.008 |   0.787 |    3.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.799
- Setup                         0.371
+ Phase Shift                   1.000
= Required Time                 1.428
- Arrival Time                  4.232
= Slack Time                   -2.804
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.704 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.557 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.297 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.349 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1659_0         | A ^ -> Y v     | MUX2X1   | 0.166 | 0.121 |   4.231 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.166 | 0.000 |   4.232 |    1.428 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.904 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.051 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.289 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.017 |   0.799 |    3.603 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.787
- Setup                         0.371
+ Phase Shift                   1.000
= Required Time                 1.416
- Arrival Time                  4.219
= Slack Time                   -2.803
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.703 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.555 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.295 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.087 | 0.211 |   3.117 |    0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.228 | 0.126 |   3.243 |    0.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.252 | 0.148 |   3.391 |    0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.103 | 0.228 |   3.619 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.144 | 0.119 |   3.738 |    0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.289 | 0.355 |   4.092 |    1.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.166 | 0.126 |   4.218 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.166 | 0.000 |   4.219 |    1.416 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.903 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.050 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.288 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.290 | 0.016 |   0.787 |    3.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
- Setup                         0.366
+ Phase Shift                   1.000
= Required Time                 1.432
- Arrival Time                  4.234
= Slack Time                   -2.802
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.702 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.554 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.295 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.082 | 0.267 |   3.153 |    0.352 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.139 | 0.107 |   3.260 |    0.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.166 | 0.134 |   3.395 |    0.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.150 | 0.143 |   3.538 |    0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.110 |   3.648 |    0.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.140 | 0.116 |   3.764 |    0.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   4.110 |    1.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.159 | 0.123 |   4.234 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.159 | 0.000 |   4.234 |    1.432 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.902 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.049 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.287 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    3.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.017 |   0.798 |    3.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.792
- Setup                         0.371
+ Phase Shift                   1.000
= Required Time                 1.421
- Arrival Time                  4.222
= Slack Time                   -2.801
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.701 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.554 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.294 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.087 | 0.211 |   3.117 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.228 | 0.126 |   3.243 |    0.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.252 | 0.148 |   3.391 |    0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.103 | 0.228 |   3.619 |    0.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.144 | 0.119 |   3.738 |    0.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.289 | 0.355 |   4.092 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.167 | 0.130 |   4.222 |    1.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.167 | 0.000 |   4.222 |    1.421 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.901 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.049 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.287 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.012 |   0.792 |    3.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.787
- Setup                         0.373
+ Phase Shift                   1.000
= Required Time                 1.413
- Arrival Time                  4.214
= Slack Time                   -2.801
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.701 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.554 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.294 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.087 | 0.211 |   3.117 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.228 | 0.126 |   3.243 |    0.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.252 | 0.148 |   3.391 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.103 | 0.228 |   3.619 |    0.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.144 | 0.119 |   3.738 |    0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.289 | 0.355 |   4.092 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1545_0       | A ^ -> Y v     | MUX2X1   | 0.170 | 0.122 |   4.214 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.170 | 0.000 |   4.214 |    1.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.901 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.048 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.287 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.290 | 0.016 |   0.787 |    3.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.786
- Setup                         0.373
+ Phase Shift                   1.000
= Required Time                 1.413
- Arrival Time                  4.213
= Slack Time                   -2.799
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.699 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.552 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.292 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.087 | 0.211 |   3.117 |    0.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.228 | 0.126 |   3.243 |    0.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.252 | 0.148 |   3.391 |    0.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.103 | 0.228 |   3.619 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.144 | 0.119 |   3.738 |    0.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.289 | 0.355 |   4.092 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1582_0       | A ^ -> Y v     | MUX2X1   | 0.170 | 0.120 |   4.212 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.170 | 0.000 |   4.213 |    1.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.899 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.047 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.285 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.290 | 0.016 |   0.786 |    3.586 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.377
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  4.221
= Slack Time                   -2.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.698 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.551 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.291 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.216 |   3.122 |    0.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.230 | 0.123 |   3.245 |    0.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.139 |   3.384 |    0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.119 | 0.121 |   3.505 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   3.611 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   3.735 |    0.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   4.086 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1580_0       | A ^ -> Y v     | MUX2X1   | 0.175 | 0.135 |   4.221 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.175 | 0.000 |   4.221 |    1.423 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.898 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.045 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.283 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    3.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.014 |   0.800 |    3.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.824
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.468
- Arrival Time                  4.266
= Slack Time                   -2.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.698 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.551 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.291 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.088 | 0.248 |   3.135 |    0.337 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.191 | 0.126 |   3.261 |    0.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.237 | 0.155 |   3.416 |    0.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.108 | 0.110 |   3.526 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.193 | 0.151 |   3.677 |    0.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.207 | 0.184 |   3.862 |    1.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   4.147 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_594_0          | A ^ -> Y v     | MUX2X1   | 0.145 | 0.119 |   4.266 |    1.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.145 | 0.000 |   4.266 |    1.468 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.898 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.045 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    3.305 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    3.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.026 |   0.824 |    3.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.788
- Setup                         0.353
+ Phase Shift                   1.000
= Required Time                 1.435
- Arrival Time                  4.233
= Slack Time                   -2.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.698 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.551 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.291 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.294 | 0.178 |   2.423 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.224 | 0.224 |   2.647 |   -0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.305 | 0.240 |   2.887 |    0.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC321_FE_OFN | A v -> Y v     | BUFX2    | 0.091 | 0.305 |   3.192 |    0.394 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.210 | 0.141 |   3.333 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.290 | 0.192 |   3.525 |    0.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | A v -> Y ^     | OAI21X1  | 0.176 | 0.158 |   3.683 |    0.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B ^ -> Y ^     | AND2X2   | 0.119 | 0.186 |   3.869 |    1.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A ^ -> Y ^     | BUFX4    | 0.145 | 0.257 |   4.126 |    1.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1608_0         | D ^ -> Y v     | AOI22X1  | 0.142 | 0.107 |   4.233 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   4.233 |    1.435 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.898 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.045 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    3.283 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.287 | 0.009 |   0.788 |    3.586 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.792
- Setup                         0.369
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  4.221
= Slack Time                   -2.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.698 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.550 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.291 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.087 | 0.211 |   3.117 |    0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.228 | 0.126 |   3.243 |    0.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.252 | 0.148 |   3.391 |    0.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.103 | 0.228 |   3.619 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.144 | 0.119 |   3.738 |    0.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.289 | 0.355 |   4.092 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.164 | 0.128 |   4.221 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.164 | 0.000 |   4.221 |    1.423 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.898 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.045 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.283 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.013 |   0.792 |    3.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
- Setup                         0.372
+ Phase Shift                   1.000
= Required Time                 1.426
- Arrival Time                  4.221
= Slack Time                   -2.795
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.695 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.547 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.288 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.216 |   3.122 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.230 | 0.123 |   3.245 |    0.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.139 |   3.384 |    0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.119 | 0.121 |   3.505 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   3.611 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   3.735 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   4.086 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.168 | 0.134 |   4.221 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.168 | 0.000 |   4.221 |    1.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.042 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.280 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    3.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.012 |   0.798 |    3.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.420
- Arrival Time                  4.214
= Slack Time                   -2.795
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.695 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.547 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.287 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.216 |   3.122 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.230 | 0.123 |   3.245 |    0.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.139 |   3.384 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.119 | 0.121 |   3.505 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   3.611 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   3.735 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   4.086 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1588_0       | A ^ -> Y v     | MUX2X1   | 0.177 | 0.128 |   4.214 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.177 | 0.000 |   4.214 |    1.420 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.042 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.280 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    3.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.287 | 0.018 |   0.798 |    3.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.803
- Setup                         0.376
+ Phase Shift                   1.000
= Required Time                 1.427
- Arrival Time                  4.221
= Slack Time                   -2.794
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |   -2.547 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |   -2.287 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |   -1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.962 | 1.216 |   2.013 |   -0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.248 | 0.231 |   2.245 |   -0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | B ^ -> Y v     | NOR2X1   | 0.282 | 0.256 |   2.501 |   -0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.247 | 0.226 |   2.727 |   -0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.177 | 0.179 |   2.906 |    0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.216 |   3.122 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.230 | 0.123 |   3.245 |    0.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.139 |   3.384 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.119 | 0.121 |   3.505 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   3.611 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   3.735 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   4.086 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1596_0       | A ^ -> Y v     | MUX2X1   | 0.174 | 0.135 |   4.221 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.174 | 0.000 |   4.221 |    1.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.894 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    3.042 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    3.280 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    3.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.017 |   0.803 |    3.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

