/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CE */
.set CE__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set CE__0__MASK, 0x01
.set CE__0__PC, CYREG_PRT12_PC0
.set CE__0__PORT, 12
.set CE__0__SHIFT, 0
.set CE__AG, CYREG_PRT12_AG
.set CE__BIE, CYREG_PRT12_BIE
.set CE__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CE__BYP, CYREG_PRT12_BYP
.set CE__DM0, CYREG_PRT12_DM0
.set CE__DM1, CYREG_PRT12_DM1
.set CE__DM2, CYREG_PRT12_DM2
.set CE__DR, CYREG_PRT12_DR
.set CE__INP_DIS, CYREG_PRT12_INP_DIS
.set CE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CE__MASK, 0x01
.set CE__PORT, 12
.set CE__PRT, CYREG_PRT12_PRT
.set CE__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CE__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CE__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CE__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CE__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CE__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CE__PS, CYREG_PRT12_PS
.set CE__SHIFT, 0
.set CE__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CE__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CE__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CE__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CE__SLW, CYREG_PRT12_SLW

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x03
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x08
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x08

/* HBroClock */
.set HBroClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set HBroClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set HBroClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set HBroClock__CFG2_SRC_SEL_MASK, 0x07
.set HBroClock__INDEX, 0x01
.set HBroClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set HBroClock__PM_ACT_MSK, 0x02
.set HBroClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set HBroClock__PM_STBY_MSK, 0x02

/* IRQ */
.set IRQ__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set IRQ__0__MASK, 0x02
.set IRQ__0__PC, CYREG_PRT12_PC1
.set IRQ__0__PORT, 12
.set IRQ__0__SHIFT, 1
.set IRQ__AG, CYREG_PRT12_AG
.set IRQ__BIE, CYREG_PRT12_BIE
.set IRQ__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IRQ__BYP, CYREG_PRT12_BYP
.set IRQ__DM0, CYREG_PRT12_DM0
.set IRQ__DM1, CYREG_PRT12_DM1
.set IRQ__DM2, CYREG_PRT12_DM2
.set IRQ__DR, CYREG_PRT12_DR
.set IRQ__INP_DIS, CYREG_PRT12_INP_DIS
.set IRQ__INTSTAT, CYREG_PICU12_INTSTAT
.set IRQ__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set IRQ__MASK, 0x02
.set IRQ__PORT, 12
.set IRQ__PRT, CYREG_PRT12_PRT
.set IRQ__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IRQ__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IRQ__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IRQ__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IRQ__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IRQ__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IRQ__PS, CYREG_PRT12_PS
.set IRQ__SHIFT, 1
.set IRQ__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IRQ__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IRQ__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IRQ__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IRQ__SLW, CYREG_PRT12_SLW
.set IRQ__SNAP, CYREG_PICU12_SNAP

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set MISO__0__MASK, 0x04
.set MISO__0__PC, CYREG_PRT12_PC2
.set MISO__0__PORT, 12
.set MISO__0__SHIFT, 2
.set MISO__AG, CYREG_PRT12_AG
.set MISO__BIE, CYREG_PRT12_BIE
.set MISO__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MISO__BYP, CYREG_PRT12_BYP
.set MISO__DM0, CYREG_PRT12_DM0
.set MISO__DM1, CYREG_PRT12_DM1
.set MISO__DM2, CYREG_PRT12_DM2
.set MISO__DR, CYREG_PRT12_DR
.set MISO__INP_DIS, CYREG_PRT12_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MISO__MASK, 0x04
.set MISO__PORT, 12
.set MISO__PRT, CYREG_PRT12_PRT
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MISO__PS, CYREG_PRT12_PS
.set MISO__SHIFT, 2
.set MISO__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MISO__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MISO__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MISO__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MISO__SLW, CYREG_PRT12_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set MOSI__0__MASK, 0x08
.set MOSI__0__PC, CYREG_PRT12_PC3
.set MOSI__0__PORT, 12
.set MOSI__0__SHIFT, 3
.set MOSI__AG, CYREG_PRT12_AG
.set MOSI__BIE, CYREG_PRT12_BIE
.set MOSI__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSI__BYP, CYREG_PRT12_BYP
.set MOSI__DM0, CYREG_PRT12_DM0
.set MOSI__DM1, CYREG_PRT12_DM1
.set MOSI__DM2, CYREG_PRT12_DM2
.set MOSI__DR, CYREG_PRT12_DR
.set MOSI__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSI__MASK, 0x08
.set MOSI__PORT, 12
.set MOSI__PRT, CYREG_PRT12_PRT
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSI__PS, CYREG_PRT12_PS
.set MOSI__SHIFT, 3
.set MOSI__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSI__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSI__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSI__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSI__SLW, CYREG_PRT12_SLW

/* N1 */
.set N1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set N1__0__MASK, 0x08
.set N1__0__PC, CYREG_PRT2_PC3
.set N1__0__PORT, 2
.set N1__0__SHIFT, 3
.set N1__AG, CYREG_PRT2_AG
.set N1__AMUX, CYREG_PRT2_AMUX
.set N1__BIE, CYREG_PRT2_BIE
.set N1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set N1__BYP, CYREG_PRT2_BYP
.set N1__CTL, CYREG_PRT2_CTL
.set N1__DM0, CYREG_PRT2_DM0
.set N1__DM1, CYREG_PRT2_DM1
.set N1__DM2, CYREG_PRT2_DM2
.set N1__DR, CYREG_PRT2_DR
.set N1__INP_DIS, CYREG_PRT2_INP_DIS
.set N1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set N1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set N1__LCD_EN, CYREG_PRT2_LCD_EN
.set N1__MASK, 0x08
.set N1__PORT, 2
.set N1__PRT, CYREG_PRT2_PRT
.set N1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set N1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set N1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set N1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set N1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set N1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set N1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set N1__PS, CYREG_PRT2_PS
.set N1__SHIFT, 3
.set N1__SLW, CYREG_PRT2_SLW

/* N2 */
.set N2__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set N2__0__MASK, 0x20
.set N2__0__PC, CYREG_PRT2_PC5
.set N2__0__PORT, 2
.set N2__0__SHIFT, 5
.set N2__AG, CYREG_PRT2_AG
.set N2__AMUX, CYREG_PRT2_AMUX
.set N2__BIE, CYREG_PRT2_BIE
.set N2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set N2__BYP, CYREG_PRT2_BYP
.set N2__CTL, CYREG_PRT2_CTL
.set N2__DM0, CYREG_PRT2_DM0
.set N2__DM1, CYREG_PRT2_DM1
.set N2__DM2, CYREG_PRT2_DM2
.set N2__DR, CYREG_PRT2_DR
.set N2__INP_DIS, CYREG_PRT2_INP_DIS
.set N2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set N2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set N2__LCD_EN, CYREG_PRT2_LCD_EN
.set N2__MASK, 0x20
.set N2__PORT, 2
.set N2__PRT, CYREG_PRT2_PRT
.set N2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set N2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set N2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set N2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set N2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set N2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set N2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set N2__PS, CYREG_PRT2_PS
.set N2__SHIFT, 5
.set N2__SLW, CYREG_PRT2_SLW

/* P1 */
.set P1__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set P1__0__MASK, 0x40
.set P1__0__PC, CYREG_PRT2_PC6
.set P1__0__PORT, 2
.set P1__0__SHIFT, 6
.set P1__AG, CYREG_PRT2_AG
.set P1__AMUX, CYREG_PRT2_AMUX
.set P1__BIE, CYREG_PRT2_BIE
.set P1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P1__BYP, CYREG_PRT2_BYP
.set P1__CTL, CYREG_PRT2_CTL
.set P1__DM0, CYREG_PRT2_DM0
.set P1__DM1, CYREG_PRT2_DM1
.set P1__DM2, CYREG_PRT2_DM2
.set P1__DR, CYREG_PRT2_DR
.set P1__INP_DIS, CYREG_PRT2_INP_DIS
.set P1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P1__LCD_EN, CYREG_PRT2_LCD_EN
.set P1__MASK, 0x40
.set P1__PORT, 2
.set P1__PRT, CYREG_PRT2_PRT
.set P1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P1__PS, CYREG_PRT2_PS
.set P1__SHIFT, 6
.set P1__SLW, CYREG_PRT2_SLW

/* P2 */
.set P2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set P2__0__MASK, 0x10
.set P2__0__PC, CYREG_PRT2_PC4
.set P2__0__PORT, 2
.set P2__0__SHIFT, 4
.set P2__AG, CYREG_PRT2_AG
.set P2__AMUX, CYREG_PRT2_AMUX
.set P2__BIE, CYREG_PRT2_BIE
.set P2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P2__BYP, CYREG_PRT2_BYP
.set P2__CTL, CYREG_PRT2_CTL
.set P2__DM0, CYREG_PRT2_DM0
.set P2__DM1, CYREG_PRT2_DM1
.set P2__DM2, CYREG_PRT2_DM2
.set P2__DR, CYREG_PRT2_DR
.set P2__INP_DIS, CYREG_PRT2_INP_DIS
.set P2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P2__LCD_EN, CYREG_PRT2_LCD_EN
.set P2__MASK, 0x10
.set P2__PORT, 2
.set P2__PRT, CYREG_PRT2_PRT
.set P2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P2__PS, CYREG_PRT2_PS
.set P2__SHIFT, 4
.set P2__SLW, CYREG_PRT2_SLW

/* PWMHBro */
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWMHBro_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMHBro_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMHBro_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWMHBro_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set PWMHBro_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMHBro_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMHBro_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWMHBro_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWMHBro_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWMHBro_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PWMHBro_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMHBro_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMHBro_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMHBro_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMHBro_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWMHBro_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set PWMHBro_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWMHBro_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set PWMHBro_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1

/* PWMSend */
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWMSend_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMSend_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMSend_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWMSend_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWMSend_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMSend_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMSend_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWMSend_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set PWMSend_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMSend_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMSend_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMSend_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMSend_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMSend_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set PWMSend_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWMSend_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWMSend_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWMSend_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set PWMSend_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set PWMSend_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWMSend_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWMSend_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWMSend_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWMSend_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWMSend_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set PWMSend_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set PWMSend_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWMSend_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set PWMSend_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set PWMSend_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWMSend_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* PWMServo */
.set PWMServo_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMServo_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWMServo_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWMServo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWMServo_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMServo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWMServo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWMServo_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWMServo_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMServo_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMServo_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMServo_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMServo_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMServo_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMServo_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMServo_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWMServo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWMServo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWMServo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWMServo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWMServo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWMServo_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWMServo_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWMServo_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWMServo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWMServo_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWMServo_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWMServo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWMServo_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWMServo_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWMServo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWMServo_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWMServo_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWMServo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWMServo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWMServo_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWMServo_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set PWMServo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWMServo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx__0__MASK, 0x40
.set Rx__0__PC, CYREG_PRT12_PC6
.set Rx__0__PORT, 12
.set Rx__0__SHIFT, 6
.set Rx__AG, CYREG_PRT12_AG
.set Rx__BIE, CYREG_PRT12_BIE
.set Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx__BYP, CYREG_PRT12_BYP
.set Rx__DM0, CYREG_PRT12_DM0
.set Rx__DM1, CYREG_PRT12_DM1
.set Rx__DM2, CYREG_PRT12_DM2
.set Rx__DR, CYREG_PRT12_DR
.set Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx__MASK, 0x40
.set Rx__PORT, 12
.set Rx__PRT, CYREG_PRT12_PRT
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx__PS, CYREG_PRT12_PS
.set Rx__SHIFT, 6
.set Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx__SLW, CYREG_PRT12_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCLK__0__MASK, 0x10
.set SCLK__0__PC, CYREG_PRT12_PC4
.set SCLK__0__PORT, 12
.set SCLK__0__SHIFT, 4
.set SCLK__AG, CYREG_PRT12_AG
.set SCLK__BIE, CYREG_PRT12_BIE
.set SCLK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK__BYP, CYREG_PRT12_BYP
.set SCLK__DM0, CYREG_PRT12_DM0
.set SCLK__DM1, CYREG_PRT12_DM1
.set SCLK__DM2, CYREG_PRT12_DM2
.set SCLK__DR, CYREG_PRT12_DR
.set SCLK__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK__MASK, 0x10
.set SCLK__PORT, 12
.set SCLK__PRT, CYREG_PRT12_PRT
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK__PS, CYREG_PRT12_PS
.set SCLK__SHIFT, 4
.set SCLK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK__SLW, CYREG_PRT12_SLW

/* SPI_BSPIM */
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_BSPIM_RxStsReg__4__POS, 4
.set SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_BSPIM_RxStsReg__5__POS, 5
.set SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_BSPIM_RxStsReg__6__POS, 6
.set SPI_BSPIM_RxStsReg__MASK, 0x70
.set SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB07_A0
.set SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB07_A1
.set SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB07_D0
.set SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB07_D1
.set SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB07_F0
.set SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB07_F1
.set SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_BSPIM_TxStsReg__0__POS, 0
.set SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_BSPIM_TxStsReg__1__POS, 1
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_BSPIM_TxStsReg__2__POS, 2
.set SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_BSPIM_TxStsReg__3__POS, 3
.set SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_BSPIM_TxStsReg__4__POS, 4
.set SPI_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB04_ST

/* SPI_IntClock */
.set SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_IntClock__INDEX, 0x00
.set SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_IntClock__PM_ACT_MSK, 0x01
.set SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_IntClock__PM_STBY_MSK, 0x01

/* SS */
.set SS__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SS__0__MASK, 0x20
.set SS__0__PC, CYREG_PRT12_PC5
.set SS__0__PORT, 12
.set SS__0__SHIFT, 5
.set SS__AG, CYREG_PRT12_AG
.set SS__BIE, CYREG_PRT12_BIE
.set SS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SS__BYP, CYREG_PRT12_BYP
.set SS__DM0, CYREG_PRT12_DM0
.set SS__DM1, CYREG_PRT12_DM1
.set SS__DM2, CYREG_PRT12_DM2
.set SS__DR, CYREG_PRT12_DR
.set SS__INP_DIS, CYREG_PRT12_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SS__MASK, 0x20
.set SS__PORT, 12
.set SS__PRT, CYREG_PRT12_PRT
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SS__PS, CYREG_PRT12_PS
.set SS__SHIFT, 5
.set SS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SS__SLW, CYREG_PRT12_SLW

/* ServoClock */
.set ServoClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ServoClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ServoClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ServoClock__CFG2_SRC_SEL_MASK, 0x07
.set ServoClock__INDEX, 0x02
.set ServoClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ServoClock__PM_ACT_MSK, 0x04
.set ServoClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ServoClock__PM_STBY_MSK, 0x04

/* ServoPWM */
.set ServoPWM__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set ServoPWM__0__MASK, 0x01
.set ServoPWM__0__PC, CYREG_PRT2_PC0
.set ServoPWM__0__PORT, 2
.set ServoPWM__0__SHIFT, 0
.set ServoPWM__AG, CYREG_PRT2_AG
.set ServoPWM__AMUX, CYREG_PRT2_AMUX
.set ServoPWM__BIE, CYREG_PRT2_BIE
.set ServoPWM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ServoPWM__BYP, CYREG_PRT2_BYP
.set ServoPWM__CTL, CYREG_PRT2_CTL
.set ServoPWM__DM0, CYREG_PRT2_DM0
.set ServoPWM__DM1, CYREG_PRT2_DM1
.set ServoPWM__DM2, CYREG_PRT2_DM2
.set ServoPWM__DR, CYREG_PRT2_DR
.set ServoPWM__INP_DIS, CYREG_PRT2_INP_DIS
.set ServoPWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ServoPWM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ServoPWM__LCD_EN, CYREG_PRT2_LCD_EN
.set ServoPWM__MASK, 0x01
.set ServoPWM__PORT, 2
.set ServoPWM__PRT, CYREG_PRT2_PRT
.set ServoPWM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ServoPWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ServoPWM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ServoPWM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ServoPWM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ServoPWM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ServoPWM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ServoPWM__PS, CYREG_PRT2_PS
.set ServoPWM__SHIFT, 0
.set ServoPWM__SLW, CYREG_PRT2_SLW

/* SteeringPin */
.set SteeringPin__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set SteeringPin__0__MASK, 0x80
.set SteeringPin__0__PC, CYREG_PRT0_PC7
.set SteeringPin__0__PORT, 0
.set SteeringPin__0__SHIFT, 7
.set SteeringPin__AG, CYREG_PRT0_AG
.set SteeringPin__AMUX, CYREG_PRT0_AMUX
.set SteeringPin__BIE, CYREG_PRT0_BIE
.set SteeringPin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SteeringPin__BYP, CYREG_PRT0_BYP
.set SteeringPin__CTL, CYREG_PRT0_CTL
.set SteeringPin__DM0, CYREG_PRT0_DM0
.set SteeringPin__DM1, CYREG_PRT0_DM1
.set SteeringPin__DM2, CYREG_PRT0_DM2
.set SteeringPin__DR, CYREG_PRT0_DR
.set SteeringPin__INP_DIS, CYREG_PRT0_INP_DIS
.set SteeringPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SteeringPin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SteeringPin__LCD_EN, CYREG_PRT0_LCD_EN
.set SteeringPin__MASK, 0x80
.set SteeringPin__PORT, 0
.set SteeringPin__PRT, CYREG_PRT0_PRT
.set SteeringPin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SteeringPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SteeringPin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SteeringPin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SteeringPin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SteeringPin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SteeringPin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SteeringPin__PS, CYREG_PRT0_PS
.set SteeringPin__SHIFT, 7
.set SteeringPin__SLW, CYREG_PRT0_SLW

/* ThrottlePin */
.set ThrottlePin__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set ThrottlePin__0__MASK, 0x80
.set ThrottlePin__0__PC, CYREG_PRT2_PC7
.set ThrottlePin__0__PORT, 2
.set ThrottlePin__0__SHIFT, 7
.set ThrottlePin__AG, CYREG_PRT2_AG
.set ThrottlePin__AMUX, CYREG_PRT2_AMUX
.set ThrottlePin__BIE, CYREG_PRT2_BIE
.set ThrottlePin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ThrottlePin__BYP, CYREG_PRT2_BYP
.set ThrottlePin__CTL, CYREG_PRT2_CTL
.set ThrottlePin__DM0, CYREG_PRT2_DM0
.set ThrottlePin__DM1, CYREG_PRT2_DM1
.set ThrottlePin__DM2, CYREG_PRT2_DM2
.set ThrottlePin__DR, CYREG_PRT2_DR
.set ThrottlePin__INP_DIS, CYREG_PRT2_INP_DIS
.set ThrottlePin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ThrottlePin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ThrottlePin__LCD_EN, CYREG_PRT2_LCD_EN
.set ThrottlePin__MASK, 0x80
.set ThrottlePin__PORT, 2
.set ThrottlePin__PRT, CYREG_PRT2_PRT
.set ThrottlePin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ThrottlePin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ThrottlePin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ThrottlePin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ThrottlePin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ThrottlePin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ThrottlePin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ThrottlePin__PS, CYREG_PRT2_PS
.set ThrottlePin__SHIFT, 7
.set ThrottlePin__SLW, CYREG_PRT2_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx__0__MASK, 0x80
.set Tx__0__PC, CYREG_PRT12_PC7
.set Tx__0__PORT, 12
.set Tx__0__SHIFT, 7
.set Tx__AG, CYREG_PRT12_AG
.set Tx__BIE, CYREG_PRT12_BIE
.set Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx__BYP, CYREG_PRT12_BYP
.set Tx__DM0, CYREG_PRT12_DM0
.set Tx__DM1, CYREG_PRT12_DM1
.set Tx__DM2, CYREG_PRT12_DM2
.set Tx__DR, CYREG_PRT12_DR
.set Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx__MASK, 0x80
.set Tx__PORT, 12
.set Tx__PRT, CYREG_PRT12_PRT
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx__PS, CYREG_PRT12_PS
.set Tx__SHIFT, 7
.set Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB12_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB12_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB12_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB12_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB12_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB12_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x04
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x10
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x10

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_IRQ */
.set isr_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_IRQ__INTC_MASK, 0x800
.set isr_IRQ__INTC_NUMBER, 11
.set isr_IRQ__INTC_PRIOR_NUM, 7
.set isr_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set isr_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_send */
.set isr_send__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_send__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_send__INTC_MASK, 0x04
.set isr_send__INTC_NUMBER, 2
.set isr_send__INTC_PRIOR_NUM, 7
.set isr_send__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_send__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_send__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_steering_Fall */
.set isr_steering_Fall__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_steering_Fall__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_steering_Fall__INTC_MASK, 0x08
.set isr_steering_Fall__INTC_NUMBER, 3
.set isr_steering_Fall__INTC_PRIOR_NUM, 7
.set isr_steering_Fall__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_steering_Fall__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_steering_Fall__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_throttle_Fall */
.set isr_throttle_Fall__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_throttle_Fall__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_throttle_Fall__INTC_MASK, 0x10
.set isr_throttle_Fall__INTC_NUMBER, 4
.set isr_throttle_Fall__INTC_PRIOR_NUM, 7
.set isr_throttle_Fall__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_throttle_Fall__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_throttle_Fall__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* speaker */
.set speaker__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set speaker__0__MASK, 0x01
.set speaker__0__PC, CYREG_PRT3_PC0
.set speaker__0__PORT, 3
.set speaker__0__SHIFT, 0
.set speaker__AG, CYREG_PRT3_AG
.set speaker__AMUX, CYREG_PRT3_AMUX
.set speaker__BIE, CYREG_PRT3_BIE
.set speaker__BIT_MASK, CYREG_PRT3_BIT_MASK
.set speaker__BYP, CYREG_PRT3_BYP
.set speaker__CTL, CYREG_PRT3_CTL
.set speaker__DM0, CYREG_PRT3_DM0
.set speaker__DM1, CYREG_PRT3_DM1
.set speaker__DM2, CYREG_PRT3_DM2
.set speaker__DR, CYREG_PRT3_DR
.set speaker__INP_DIS, CYREG_PRT3_INP_DIS
.set speaker__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set speaker__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set speaker__LCD_EN, CYREG_PRT3_LCD_EN
.set speaker__MASK, 0x01
.set speaker__PORT, 3
.set speaker__PRT, CYREG_PRT3_PRT
.set speaker__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set speaker__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set speaker__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set speaker__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set speaker__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set speaker__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set speaker__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set speaker__PS, CYREG_PRT3_PS
.set speaker__SHIFT, 0
.set speaker__SLW, CYREG_PRT3_SLW

/* steeringTimer */
.set steeringTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set steeringTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set steeringTimer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set steeringTimer_TimerUDB_rstSts_stsreg__1__POS, 1
.set steeringTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set steeringTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set steeringTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set steeringTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set steeringTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set steeringTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set steeringTimer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set steeringTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set steeringTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set steeringTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set steeringTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set steeringTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set steeringTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set steeringTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x90
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set steeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set steeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set steeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set steeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set steeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set steeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set steeringTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set steeringTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set steeringTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set steeringTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set steeringTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set steeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set steeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set steeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set steeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set steeringTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set steeringTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set steeringTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set steeringTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set steeringTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set steeringTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* throttleTimer */
.set throttleTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set throttleTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set throttleTimer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set throttleTimer_TimerUDB_rstSts_stsreg__1__POS, 1
.set throttleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set throttleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set throttleTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set throttleTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set throttleTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set throttleTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set throttleTimer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set throttleTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set throttleTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set throttleTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x90
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set throttleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set throttleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set throttleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set throttleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set throttleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set throttleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set throttleTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set throttleTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set throttleTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set throttleTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set throttleTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set throttleTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set throttleTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set throttleTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set throttleTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set throttleTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set throttleTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set throttleTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set throttleTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set throttleTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
