#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x139e14930 .scope module, "riscv_tb" "riscv_tb" 2 3;
 .timescale -9 -11;
v0x6000036d9d40_0 .var "clk", 0 0;
v0x6000036d9dd0_0 .var/i "i", 31 0;
v0x6000036d9e60_0 .var "rstn", 0 0;
S_0x139e13880 .scope module, "my_cpu" "simple_cpu" 2 39, 3 4 0, S_0x139e14930;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
P_0x600002ade680 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x600002ade6c0 .param/l "NUM_INSTS" 1 3 37, +C4<00000000000000000000000001000000>;
L_0x600002fd83f0 .functor BUFZ 32, L_0x6000035dc1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002fd85b0 .functor BUFZ 32, L_0x600002fd84d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000036d86c0_0 .net "NEXT_PC", 31 0, v0x6000036d81b0_0;  1 drivers
v0x6000036d8750_0 .var "PC", 31 0;
v0x6000036d87e0_0 .net "PC_PLUS_4", 31 0, v0x6000036df4e0_0;  1 drivers
v0x6000036d8870_0 .net *"_ivl_2", 31 0, L_0x6000035dc1e0;  1 drivers
v0x6000036d8900_0 .net *"_ivl_28", 30 0, L_0x6000035dd900;  1 drivers
L_0x140088130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000036d8990_0 .net *"_ivl_30", 0 0, L_0x140088130;  1 drivers
v0x6000036d8a20_0 .net *"_ivl_5", 5 0, L_0x6000035dcaa0;  1 drivers
v0x6000036d8ab0_0 .net *"_ivl_6", 7 0, L_0x6000035dcb40;  1 drivers
L_0x140088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036d8b40_0 .net *"_ivl_9", 1 0, L_0x140088058;  1 drivers
v0x6000036d8bd0_0 .net "alu_check", 0 0, v0x6000036de0a0_0;  1 drivers
v0x6000036d8c60_0 .net "alu_func", 3 0, v0x6000036de370_0;  1 drivers
v0x6000036d8cf0_0 .net "alu_in1", 31 0, L_0x600002fd85b0;  1 drivers
v0x6000036d8d80_0 .net "alu_in2", 31 0, v0x6000036dff00_0;  1 drivers
v0x6000036d8e10_0 .net "alu_op", 1 0, L_0x6000035dd220;  1 drivers
v0x6000036d8ea0_0 .net "alu_out", 31 0, v0x6000036de250_0;  1 drivers
v0x6000036d8f30_0 .net "alu_src", 0 0, L_0x6000035dd360;  1 drivers
v0x6000036d8fc0_0 .net "branch", 0 0, L_0x6000035dd040;  1 drivers
v0x6000036d9050_0 .net "clk", 0 0, v0x6000036d9d40_0;  1 drivers
v0x6000036d90e0_0 .net "funct3", 2 0, L_0x6000035dcd20;  1 drivers
v0x6000036d9170_0 .net "funct7", 6 0, L_0x6000035dcc80;  1 drivers
v0x6000036d9200 .array "inst_memory", 63 0, 31 0;
v0x6000036d9290_0 .net "instruction", 31 0, L_0x600002fd83f0;  1 drivers
v0x6000036d9320_0 .net "jump", 1 0, L_0x6000035dcfa0;  1 drivers
v0x6000036d93b0_0 .net "mem_read", 0 0, L_0x6000035dd0e0;  1 drivers
v0x6000036d9440_0 .net "mem_to_reg", 0 0, L_0x6000035dd180;  1 drivers
v0x6000036d94d0_0 .net "mem_write", 0 0, L_0x6000035dd2c0;  1 drivers
v0x6000036d9560_0 .net "opcode", 6 0, L_0x6000035dcbe0;  1 drivers
v0x6000036d95f0_0 .net "rd", 4 0, L_0x6000035dcf00;  1 drivers
v0x6000036d9680_0 .net "read_data", 31 0, v0x6000036df210_0;  1 drivers
v0x6000036d9710_0 .net "reg_write", 0 0, L_0x6000035dd400;  1 drivers
v0x6000036d97a0_0 .net "rs1", 4 0, L_0x6000035dcdc0;  1 drivers
v0x6000036d9830_0 .net "rs1_out", 31 0, L_0x600002fd84d0;  1 drivers
v0x6000036d98c0_0 .net "rs2", 4 0, L_0x6000035dce60;  1 drivers
v0x6000036d9950_0 .net "rs2_out", 31 0, L_0x600002fd8540;  1 drivers
v0x6000036d99e0_0 .net "rstn", 0 0, v0x6000036d9e60_0;  1 drivers
v0x6000036d9a70_0 .net "sextimm_main", 31 0, v0x6000036d8630_0;  1 drivers
v0x6000036d9b00_0 .net "sextimm_shifted", 31 0, L_0x6000035dd9a0;  1 drivers
v0x6000036d9b90_0 .net "sum", 31 0, v0x6000036ddf80_0;  1 drivers
v0x6000036d9c20_0 .net "taken", 0 0, v0x6000036de760_0;  1 drivers
v0x6000036d9cb0_0 .net "write_data", 31 0, v0x6000036d83f0_0;  1 drivers
E_0x600000ac0150 .event posedge, v0x6000036def40_0;
L_0x6000035dc1e0 .array/port v0x6000036d9200, L_0x6000035dcb40;
L_0x6000035dcaa0 .part v0x6000036d8750_0, 2, 6;
L_0x6000035dcb40 .concat [ 6 2 0 0], L_0x6000035dcaa0, L_0x140088058;
L_0x6000035dcbe0 .part L_0x600002fd83f0, 0, 7;
L_0x6000035dcc80 .part L_0x600002fd83f0, 25, 7;
L_0x6000035dcd20 .part L_0x600002fd83f0, 12, 3;
L_0x6000035dcdc0 .part L_0x600002fd83f0, 15, 5;
L_0x6000035dce60 .part L_0x600002fd83f0, 20, 5;
L_0x6000035dcf00 .part L_0x600002fd83f0, 7, 5;
L_0x6000035dd900 .part v0x6000036d8630_0, 0, 31;
L_0x6000035dd9a0 .concat [ 1 31 0 0], L_0x140088130, L_0x6000035dd900;
L_0x6000035ddae0 .part L_0x6000035dcd20, 0, 2;
L_0x6000035ddb80 .part L_0x6000035dcd20, 2, 1;
S_0x139e15f90 .scope module, "add_sextimm" "adder" 3 195, 4 1 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /OUTPUT 32 "result";
P_0x6000011d7cc0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v0x6000036dde60_0 .net "in_a", 31 0, v0x6000036d8750_0;  1 drivers
v0x6000036ddef0_0 .net "in_b", 31 0, L_0x6000035dd9a0;  alias, 1 drivers
v0x6000036ddf80_0 .var "result", 31 0;
E_0x600000ac00f0 .event edge, v0x6000036dde60_0, v0x6000036ddef0_0;
S_0x139e09550 .scope module, "m_ALU" "ALU" 3 162, 5 10 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 4 "alu_func";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "check";
P_0x6000011d7d40 .param/l "DATA_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x6000036de010_0 .net "alu_func", 3 0, v0x6000036de370_0;  alias, 1 drivers
v0x6000036de0a0_0 .var "check", 0 0;
v0x6000036de130_0 .net "in_a", 31 0, L_0x600002fd85b0;  alias, 1 drivers
v0x6000036de1c0_0 .net "in_b", 31 0, v0x6000036dff00_0;  alias, 1 drivers
v0x6000036de250_0 .var "result", 31 0;
E_0x600000ac0390 .event edge, v0x6000036de010_0, v0x6000036de250_0;
E_0x600000ac0300 .event edge, v0x6000036de010_0, v0x6000036de130_0, v0x6000036de1c0_0;
S_0x139e096c0 .scope module, "m_ALU_control" "ALU_control" 3 134, 6 30 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_func";
v0x6000036de2e0_0 .net *"_ivl_1", 0 0, L_0x6000035dd7c0;  1 drivers
v0x6000036de370_0 .var "alu_func", 3 0;
v0x6000036de400_0 .net "alu_op", 1 0, L_0x6000035dd220;  alias, 1 drivers
v0x6000036de490_0 .net "funct", 3 0, L_0x6000035dd860;  1 drivers
v0x6000036de520_0 .net "funct3", 2 0, L_0x6000035dcd20;  alias, 1 drivers
v0x6000036de5b0_0 .net "funct7", 6 0, L_0x6000035dcc80;  alias, 1 drivers
E_0x600000ac0060 .event edge, v0x6000036de400_0, v0x6000036de490_0;
L_0x6000035dd7c0 .part L_0x6000035dcc80, 5, 1;
L_0x6000035dd860 .concat [ 3 1 0 0], L_0x6000035dcd20, L_0x6000035dd7c0;
S_0x139e08cb0 .scope module, "m_branch_control" "branch_control" 3 180, 7 1 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "check";
    .port_info 2 /OUTPUT 1 "taken";
v0x6000036de640_0 .net "branch", 0 0, L_0x6000035dd040;  alias, 1 drivers
v0x6000036de6d0_0 .net "check", 0 0, v0x6000036de0a0_0;  alias, 1 drivers
v0x6000036de760_0 .var "taken", 0 0;
E_0x600000ac0360 .event edge, v0x6000036de640_0, v0x6000036de0a0_0;
S_0x139e08e20 .scope module, "m_control" "control" 3 85, 8 6 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x6000036de7f0_0 .net *"_ivl_10", 9 0, v0x6000036dea30_0;  1 drivers
v0x6000036de880_0 .net "alu_op", 1 0, L_0x6000035dd220;  alias, 1 drivers
v0x6000036de910_0 .net "alu_src", 0 0, L_0x6000035dd360;  alias, 1 drivers
v0x6000036de9a0_0 .net "branch", 0 0, L_0x6000035dd040;  alias, 1 drivers
v0x6000036dea30_0 .var "controls", 9 0;
v0x6000036deac0_0 .net "jump", 1 0, L_0x6000035dcfa0;  alias, 1 drivers
v0x6000036deb50_0 .net "mem_read", 0 0, L_0x6000035dd0e0;  alias, 1 drivers
v0x6000036debe0_0 .net "mem_to_reg", 0 0, L_0x6000035dd180;  alias, 1 drivers
v0x6000036dec70_0 .net "mem_write", 0 0, L_0x6000035dd2c0;  alias, 1 drivers
v0x6000036ded00_0 .net "opcode", 6 0, L_0x6000035dcbe0;  alias, 1 drivers
v0x6000036ded90_0 .net "reg_write", 0 0, L_0x6000035dd400;  alias, 1 drivers
E_0x600000ac03c0 .event edge, v0x6000036ded00_0;
L_0x6000035dcfa0 .part v0x6000036dea30_0, 8, 2;
L_0x6000035dd040 .part v0x6000036dea30_0, 7, 1;
L_0x6000035dd0e0 .part v0x6000036dea30_0, 6, 1;
L_0x6000035dd180 .part v0x6000036dea30_0, 5, 1;
L_0x6000035dd220 .part v0x6000036dea30_0, 3, 2;
L_0x6000035dd2c0 .part v0x6000036dea30_0, 2, 1;
L_0x6000035dd360 .part v0x6000036dea30_0, 1, 1;
L_0x6000035dd400 .part v0x6000036dea30_0, 0, 1;
S_0x139e05a70 .scope module, "m_data_memory" "data_memory" 3 213, 9 3 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 2 "maskmode";
    .port_info 4 /INPUT 1 "sext";
    .port_info 5 /INPUT 32 "address";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data";
P_0x600002adee80 .param/l "DATA_WIDTH" 0 9 4, +C4<00000000000000000000000000100000>;
P_0x600002adeec0 .param/l "MEM_ADDR_SIZE" 0 9 4, +C4<00000000000000000000000000001000>;
v0x6000036dee20_0 .net "address", 31 0, v0x6000036de250_0;  alias, 1 drivers
v0x6000036deeb0_0 .net "address_internal", 7 0, L_0x6000035dda40;  1 drivers
v0x6000036def40_0 .net "clk", 0 0, v0x6000036d9d40_0;  alias, 1 drivers
v0x6000036defd0_0 .net "maskmode", 1 0, L_0x6000035ddae0;  1 drivers
v0x6000036df060 .array "mem_array", 255 0, 31 0;
v0x6000036df0f0_0 .net "mem_read", 0 0, L_0x6000035dd0e0;  alias, 1 drivers
v0x6000036df180_0 .net "mem_write", 0 0, L_0x6000035dd2c0;  alias, 1 drivers
v0x6000036df210_0 .var "read_data", 31 0;
v0x6000036df2a0_0 .net "sext", 0 0, L_0x6000035ddb80;  1 drivers
v0x6000036df330_0 .net "write_data", 31 0, L_0x600002fd8540;  alias, 1 drivers
E_0x600000ac0480/0 .event edge, v0x6000036deb50_0, v0x6000036df2a0_0, v0x6000036defd0_0, v0x6000036deeb0_0;
v0x6000036df060_0 .array/port v0x6000036df060, 0;
v0x6000036df060_1 .array/port v0x6000036df060, 1;
v0x6000036df060_2 .array/port v0x6000036df060, 2;
v0x6000036df060_3 .array/port v0x6000036df060, 3;
E_0x600000ac0480/1 .event edge, v0x6000036df060_0, v0x6000036df060_1, v0x6000036df060_2, v0x6000036df060_3;
v0x6000036df060_4 .array/port v0x6000036df060, 4;
v0x6000036df060_5 .array/port v0x6000036df060, 5;
v0x6000036df060_6 .array/port v0x6000036df060, 6;
v0x6000036df060_7 .array/port v0x6000036df060, 7;
E_0x600000ac0480/2 .event edge, v0x6000036df060_4, v0x6000036df060_5, v0x6000036df060_6, v0x6000036df060_7;
v0x6000036df060_8 .array/port v0x6000036df060, 8;
v0x6000036df060_9 .array/port v0x6000036df060, 9;
v0x6000036df060_10 .array/port v0x6000036df060, 10;
v0x6000036df060_11 .array/port v0x6000036df060, 11;
E_0x600000ac0480/3 .event edge, v0x6000036df060_8, v0x6000036df060_9, v0x6000036df060_10, v0x6000036df060_11;
v0x6000036df060_12 .array/port v0x6000036df060, 12;
v0x6000036df060_13 .array/port v0x6000036df060, 13;
v0x6000036df060_14 .array/port v0x6000036df060, 14;
v0x6000036df060_15 .array/port v0x6000036df060, 15;
E_0x600000ac0480/4 .event edge, v0x6000036df060_12, v0x6000036df060_13, v0x6000036df060_14, v0x6000036df060_15;
v0x6000036df060_16 .array/port v0x6000036df060, 16;
v0x6000036df060_17 .array/port v0x6000036df060, 17;
v0x6000036df060_18 .array/port v0x6000036df060, 18;
v0x6000036df060_19 .array/port v0x6000036df060, 19;
E_0x600000ac0480/5 .event edge, v0x6000036df060_16, v0x6000036df060_17, v0x6000036df060_18, v0x6000036df060_19;
v0x6000036df060_20 .array/port v0x6000036df060, 20;
v0x6000036df060_21 .array/port v0x6000036df060, 21;
v0x6000036df060_22 .array/port v0x6000036df060, 22;
v0x6000036df060_23 .array/port v0x6000036df060, 23;
E_0x600000ac0480/6 .event edge, v0x6000036df060_20, v0x6000036df060_21, v0x6000036df060_22, v0x6000036df060_23;
v0x6000036df060_24 .array/port v0x6000036df060, 24;
v0x6000036df060_25 .array/port v0x6000036df060, 25;
v0x6000036df060_26 .array/port v0x6000036df060, 26;
v0x6000036df060_27 .array/port v0x6000036df060, 27;
E_0x600000ac0480/7 .event edge, v0x6000036df060_24, v0x6000036df060_25, v0x6000036df060_26, v0x6000036df060_27;
v0x6000036df060_28 .array/port v0x6000036df060, 28;
v0x6000036df060_29 .array/port v0x6000036df060, 29;
v0x6000036df060_30 .array/port v0x6000036df060, 30;
v0x6000036df060_31 .array/port v0x6000036df060, 31;
E_0x600000ac0480/8 .event edge, v0x6000036df060_28, v0x6000036df060_29, v0x6000036df060_30, v0x6000036df060_31;
v0x6000036df060_32 .array/port v0x6000036df060, 32;
v0x6000036df060_33 .array/port v0x6000036df060, 33;
v0x6000036df060_34 .array/port v0x6000036df060, 34;
v0x6000036df060_35 .array/port v0x6000036df060, 35;
E_0x600000ac0480/9 .event edge, v0x6000036df060_32, v0x6000036df060_33, v0x6000036df060_34, v0x6000036df060_35;
v0x6000036df060_36 .array/port v0x6000036df060, 36;
v0x6000036df060_37 .array/port v0x6000036df060, 37;
v0x6000036df060_38 .array/port v0x6000036df060, 38;
v0x6000036df060_39 .array/port v0x6000036df060, 39;
E_0x600000ac0480/10 .event edge, v0x6000036df060_36, v0x6000036df060_37, v0x6000036df060_38, v0x6000036df060_39;
v0x6000036df060_40 .array/port v0x6000036df060, 40;
v0x6000036df060_41 .array/port v0x6000036df060, 41;
v0x6000036df060_42 .array/port v0x6000036df060, 42;
v0x6000036df060_43 .array/port v0x6000036df060, 43;
E_0x600000ac0480/11 .event edge, v0x6000036df060_40, v0x6000036df060_41, v0x6000036df060_42, v0x6000036df060_43;
v0x6000036df060_44 .array/port v0x6000036df060, 44;
v0x6000036df060_45 .array/port v0x6000036df060, 45;
v0x6000036df060_46 .array/port v0x6000036df060, 46;
v0x6000036df060_47 .array/port v0x6000036df060, 47;
E_0x600000ac0480/12 .event edge, v0x6000036df060_44, v0x6000036df060_45, v0x6000036df060_46, v0x6000036df060_47;
v0x6000036df060_48 .array/port v0x6000036df060, 48;
v0x6000036df060_49 .array/port v0x6000036df060, 49;
v0x6000036df060_50 .array/port v0x6000036df060, 50;
v0x6000036df060_51 .array/port v0x6000036df060, 51;
E_0x600000ac0480/13 .event edge, v0x6000036df060_48, v0x6000036df060_49, v0x6000036df060_50, v0x6000036df060_51;
v0x6000036df060_52 .array/port v0x6000036df060, 52;
v0x6000036df060_53 .array/port v0x6000036df060, 53;
v0x6000036df060_54 .array/port v0x6000036df060, 54;
v0x6000036df060_55 .array/port v0x6000036df060, 55;
E_0x600000ac0480/14 .event edge, v0x6000036df060_52, v0x6000036df060_53, v0x6000036df060_54, v0x6000036df060_55;
v0x6000036df060_56 .array/port v0x6000036df060, 56;
v0x6000036df060_57 .array/port v0x6000036df060, 57;
v0x6000036df060_58 .array/port v0x6000036df060, 58;
v0x6000036df060_59 .array/port v0x6000036df060, 59;
E_0x600000ac0480/15 .event edge, v0x6000036df060_56, v0x6000036df060_57, v0x6000036df060_58, v0x6000036df060_59;
v0x6000036df060_60 .array/port v0x6000036df060, 60;
v0x6000036df060_61 .array/port v0x6000036df060, 61;
v0x6000036df060_62 .array/port v0x6000036df060, 62;
v0x6000036df060_63 .array/port v0x6000036df060, 63;
E_0x600000ac0480/16 .event edge, v0x6000036df060_60, v0x6000036df060_61, v0x6000036df060_62, v0x6000036df060_63;
v0x6000036df060_64 .array/port v0x6000036df060, 64;
v0x6000036df060_65 .array/port v0x6000036df060, 65;
v0x6000036df060_66 .array/port v0x6000036df060, 66;
v0x6000036df060_67 .array/port v0x6000036df060, 67;
E_0x600000ac0480/17 .event edge, v0x6000036df060_64, v0x6000036df060_65, v0x6000036df060_66, v0x6000036df060_67;
v0x6000036df060_68 .array/port v0x6000036df060, 68;
v0x6000036df060_69 .array/port v0x6000036df060, 69;
v0x6000036df060_70 .array/port v0x6000036df060, 70;
v0x6000036df060_71 .array/port v0x6000036df060, 71;
E_0x600000ac0480/18 .event edge, v0x6000036df060_68, v0x6000036df060_69, v0x6000036df060_70, v0x6000036df060_71;
v0x6000036df060_72 .array/port v0x6000036df060, 72;
v0x6000036df060_73 .array/port v0x6000036df060, 73;
v0x6000036df060_74 .array/port v0x6000036df060, 74;
v0x6000036df060_75 .array/port v0x6000036df060, 75;
E_0x600000ac0480/19 .event edge, v0x6000036df060_72, v0x6000036df060_73, v0x6000036df060_74, v0x6000036df060_75;
v0x6000036df060_76 .array/port v0x6000036df060, 76;
v0x6000036df060_77 .array/port v0x6000036df060, 77;
v0x6000036df060_78 .array/port v0x6000036df060, 78;
v0x6000036df060_79 .array/port v0x6000036df060, 79;
E_0x600000ac0480/20 .event edge, v0x6000036df060_76, v0x6000036df060_77, v0x6000036df060_78, v0x6000036df060_79;
v0x6000036df060_80 .array/port v0x6000036df060, 80;
v0x6000036df060_81 .array/port v0x6000036df060, 81;
v0x6000036df060_82 .array/port v0x6000036df060, 82;
v0x6000036df060_83 .array/port v0x6000036df060, 83;
E_0x600000ac0480/21 .event edge, v0x6000036df060_80, v0x6000036df060_81, v0x6000036df060_82, v0x6000036df060_83;
v0x6000036df060_84 .array/port v0x6000036df060, 84;
v0x6000036df060_85 .array/port v0x6000036df060, 85;
v0x6000036df060_86 .array/port v0x6000036df060, 86;
v0x6000036df060_87 .array/port v0x6000036df060, 87;
E_0x600000ac0480/22 .event edge, v0x6000036df060_84, v0x6000036df060_85, v0x6000036df060_86, v0x6000036df060_87;
v0x6000036df060_88 .array/port v0x6000036df060, 88;
v0x6000036df060_89 .array/port v0x6000036df060, 89;
v0x6000036df060_90 .array/port v0x6000036df060, 90;
v0x6000036df060_91 .array/port v0x6000036df060, 91;
E_0x600000ac0480/23 .event edge, v0x6000036df060_88, v0x6000036df060_89, v0x6000036df060_90, v0x6000036df060_91;
v0x6000036df060_92 .array/port v0x6000036df060, 92;
v0x6000036df060_93 .array/port v0x6000036df060, 93;
v0x6000036df060_94 .array/port v0x6000036df060, 94;
v0x6000036df060_95 .array/port v0x6000036df060, 95;
E_0x600000ac0480/24 .event edge, v0x6000036df060_92, v0x6000036df060_93, v0x6000036df060_94, v0x6000036df060_95;
v0x6000036df060_96 .array/port v0x6000036df060, 96;
v0x6000036df060_97 .array/port v0x6000036df060, 97;
v0x6000036df060_98 .array/port v0x6000036df060, 98;
v0x6000036df060_99 .array/port v0x6000036df060, 99;
E_0x600000ac0480/25 .event edge, v0x6000036df060_96, v0x6000036df060_97, v0x6000036df060_98, v0x6000036df060_99;
v0x6000036df060_100 .array/port v0x6000036df060, 100;
v0x6000036df060_101 .array/port v0x6000036df060, 101;
v0x6000036df060_102 .array/port v0x6000036df060, 102;
v0x6000036df060_103 .array/port v0x6000036df060, 103;
E_0x600000ac0480/26 .event edge, v0x6000036df060_100, v0x6000036df060_101, v0x6000036df060_102, v0x6000036df060_103;
v0x6000036df060_104 .array/port v0x6000036df060, 104;
v0x6000036df060_105 .array/port v0x6000036df060, 105;
v0x6000036df060_106 .array/port v0x6000036df060, 106;
v0x6000036df060_107 .array/port v0x6000036df060, 107;
E_0x600000ac0480/27 .event edge, v0x6000036df060_104, v0x6000036df060_105, v0x6000036df060_106, v0x6000036df060_107;
v0x6000036df060_108 .array/port v0x6000036df060, 108;
v0x6000036df060_109 .array/port v0x6000036df060, 109;
v0x6000036df060_110 .array/port v0x6000036df060, 110;
v0x6000036df060_111 .array/port v0x6000036df060, 111;
E_0x600000ac0480/28 .event edge, v0x6000036df060_108, v0x6000036df060_109, v0x6000036df060_110, v0x6000036df060_111;
v0x6000036df060_112 .array/port v0x6000036df060, 112;
v0x6000036df060_113 .array/port v0x6000036df060, 113;
v0x6000036df060_114 .array/port v0x6000036df060, 114;
v0x6000036df060_115 .array/port v0x6000036df060, 115;
E_0x600000ac0480/29 .event edge, v0x6000036df060_112, v0x6000036df060_113, v0x6000036df060_114, v0x6000036df060_115;
v0x6000036df060_116 .array/port v0x6000036df060, 116;
v0x6000036df060_117 .array/port v0x6000036df060, 117;
v0x6000036df060_118 .array/port v0x6000036df060, 118;
v0x6000036df060_119 .array/port v0x6000036df060, 119;
E_0x600000ac0480/30 .event edge, v0x6000036df060_116, v0x6000036df060_117, v0x6000036df060_118, v0x6000036df060_119;
v0x6000036df060_120 .array/port v0x6000036df060, 120;
v0x6000036df060_121 .array/port v0x6000036df060, 121;
v0x6000036df060_122 .array/port v0x6000036df060, 122;
v0x6000036df060_123 .array/port v0x6000036df060, 123;
E_0x600000ac0480/31 .event edge, v0x6000036df060_120, v0x6000036df060_121, v0x6000036df060_122, v0x6000036df060_123;
v0x6000036df060_124 .array/port v0x6000036df060, 124;
v0x6000036df060_125 .array/port v0x6000036df060, 125;
v0x6000036df060_126 .array/port v0x6000036df060, 126;
v0x6000036df060_127 .array/port v0x6000036df060, 127;
E_0x600000ac0480/32 .event edge, v0x6000036df060_124, v0x6000036df060_125, v0x6000036df060_126, v0x6000036df060_127;
v0x6000036df060_128 .array/port v0x6000036df060, 128;
v0x6000036df060_129 .array/port v0x6000036df060, 129;
v0x6000036df060_130 .array/port v0x6000036df060, 130;
v0x6000036df060_131 .array/port v0x6000036df060, 131;
E_0x600000ac0480/33 .event edge, v0x6000036df060_128, v0x6000036df060_129, v0x6000036df060_130, v0x6000036df060_131;
v0x6000036df060_132 .array/port v0x6000036df060, 132;
v0x6000036df060_133 .array/port v0x6000036df060, 133;
v0x6000036df060_134 .array/port v0x6000036df060, 134;
v0x6000036df060_135 .array/port v0x6000036df060, 135;
E_0x600000ac0480/34 .event edge, v0x6000036df060_132, v0x6000036df060_133, v0x6000036df060_134, v0x6000036df060_135;
v0x6000036df060_136 .array/port v0x6000036df060, 136;
v0x6000036df060_137 .array/port v0x6000036df060, 137;
v0x6000036df060_138 .array/port v0x6000036df060, 138;
v0x6000036df060_139 .array/port v0x6000036df060, 139;
E_0x600000ac0480/35 .event edge, v0x6000036df060_136, v0x6000036df060_137, v0x6000036df060_138, v0x6000036df060_139;
v0x6000036df060_140 .array/port v0x6000036df060, 140;
v0x6000036df060_141 .array/port v0x6000036df060, 141;
v0x6000036df060_142 .array/port v0x6000036df060, 142;
v0x6000036df060_143 .array/port v0x6000036df060, 143;
E_0x600000ac0480/36 .event edge, v0x6000036df060_140, v0x6000036df060_141, v0x6000036df060_142, v0x6000036df060_143;
v0x6000036df060_144 .array/port v0x6000036df060, 144;
v0x6000036df060_145 .array/port v0x6000036df060, 145;
v0x6000036df060_146 .array/port v0x6000036df060, 146;
v0x6000036df060_147 .array/port v0x6000036df060, 147;
E_0x600000ac0480/37 .event edge, v0x6000036df060_144, v0x6000036df060_145, v0x6000036df060_146, v0x6000036df060_147;
v0x6000036df060_148 .array/port v0x6000036df060, 148;
v0x6000036df060_149 .array/port v0x6000036df060, 149;
v0x6000036df060_150 .array/port v0x6000036df060, 150;
v0x6000036df060_151 .array/port v0x6000036df060, 151;
E_0x600000ac0480/38 .event edge, v0x6000036df060_148, v0x6000036df060_149, v0x6000036df060_150, v0x6000036df060_151;
v0x6000036df060_152 .array/port v0x6000036df060, 152;
v0x6000036df060_153 .array/port v0x6000036df060, 153;
v0x6000036df060_154 .array/port v0x6000036df060, 154;
v0x6000036df060_155 .array/port v0x6000036df060, 155;
E_0x600000ac0480/39 .event edge, v0x6000036df060_152, v0x6000036df060_153, v0x6000036df060_154, v0x6000036df060_155;
v0x6000036df060_156 .array/port v0x6000036df060, 156;
v0x6000036df060_157 .array/port v0x6000036df060, 157;
v0x6000036df060_158 .array/port v0x6000036df060, 158;
v0x6000036df060_159 .array/port v0x6000036df060, 159;
E_0x600000ac0480/40 .event edge, v0x6000036df060_156, v0x6000036df060_157, v0x6000036df060_158, v0x6000036df060_159;
v0x6000036df060_160 .array/port v0x6000036df060, 160;
v0x6000036df060_161 .array/port v0x6000036df060, 161;
v0x6000036df060_162 .array/port v0x6000036df060, 162;
v0x6000036df060_163 .array/port v0x6000036df060, 163;
E_0x600000ac0480/41 .event edge, v0x6000036df060_160, v0x6000036df060_161, v0x6000036df060_162, v0x6000036df060_163;
v0x6000036df060_164 .array/port v0x6000036df060, 164;
v0x6000036df060_165 .array/port v0x6000036df060, 165;
v0x6000036df060_166 .array/port v0x6000036df060, 166;
v0x6000036df060_167 .array/port v0x6000036df060, 167;
E_0x600000ac0480/42 .event edge, v0x6000036df060_164, v0x6000036df060_165, v0x6000036df060_166, v0x6000036df060_167;
v0x6000036df060_168 .array/port v0x6000036df060, 168;
v0x6000036df060_169 .array/port v0x6000036df060, 169;
v0x6000036df060_170 .array/port v0x6000036df060, 170;
v0x6000036df060_171 .array/port v0x6000036df060, 171;
E_0x600000ac0480/43 .event edge, v0x6000036df060_168, v0x6000036df060_169, v0x6000036df060_170, v0x6000036df060_171;
v0x6000036df060_172 .array/port v0x6000036df060, 172;
v0x6000036df060_173 .array/port v0x6000036df060, 173;
v0x6000036df060_174 .array/port v0x6000036df060, 174;
v0x6000036df060_175 .array/port v0x6000036df060, 175;
E_0x600000ac0480/44 .event edge, v0x6000036df060_172, v0x6000036df060_173, v0x6000036df060_174, v0x6000036df060_175;
v0x6000036df060_176 .array/port v0x6000036df060, 176;
v0x6000036df060_177 .array/port v0x6000036df060, 177;
v0x6000036df060_178 .array/port v0x6000036df060, 178;
v0x6000036df060_179 .array/port v0x6000036df060, 179;
E_0x600000ac0480/45 .event edge, v0x6000036df060_176, v0x6000036df060_177, v0x6000036df060_178, v0x6000036df060_179;
v0x6000036df060_180 .array/port v0x6000036df060, 180;
v0x6000036df060_181 .array/port v0x6000036df060, 181;
v0x6000036df060_182 .array/port v0x6000036df060, 182;
v0x6000036df060_183 .array/port v0x6000036df060, 183;
E_0x600000ac0480/46 .event edge, v0x6000036df060_180, v0x6000036df060_181, v0x6000036df060_182, v0x6000036df060_183;
v0x6000036df060_184 .array/port v0x6000036df060, 184;
v0x6000036df060_185 .array/port v0x6000036df060, 185;
v0x6000036df060_186 .array/port v0x6000036df060, 186;
v0x6000036df060_187 .array/port v0x6000036df060, 187;
E_0x600000ac0480/47 .event edge, v0x6000036df060_184, v0x6000036df060_185, v0x6000036df060_186, v0x6000036df060_187;
v0x6000036df060_188 .array/port v0x6000036df060, 188;
v0x6000036df060_189 .array/port v0x6000036df060, 189;
v0x6000036df060_190 .array/port v0x6000036df060, 190;
v0x6000036df060_191 .array/port v0x6000036df060, 191;
E_0x600000ac0480/48 .event edge, v0x6000036df060_188, v0x6000036df060_189, v0x6000036df060_190, v0x6000036df060_191;
v0x6000036df060_192 .array/port v0x6000036df060, 192;
v0x6000036df060_193 .array/port v0x6000036df060, 193;
v0x6000036df060_194 .array/port v0x6000036df060, 194;
v0x6000036df060_195 .array/port v0x6000036df060, 195;
E_0x600000ac0480/49 .event edge, v0x6000036df060_192, v0x6000036df060_193, v0x6000036df060_194, v0x6000036df060_195;
v0x6000036df060_196 .array/port v0x6000036df060, 196;
v0x6000036df060_197 .array/port v0x6000036df060, 197;
v0x6000036df060_198 .array/port v0x6000036df060, 198;
v0x6000036df060_199 .array/port v0x6000036df060, 199;
E_0x600000ac0480/50 .event edge, v0x6000036df060_196, v0x6000036df060_197, v0x6000036df060_198, v0x6000036df060_199;
v0x6000036df060_200 .array/port v0x6000036df060, 200;
v0x6000036df060_201 .array/port v0x6000036df060, 201;
v0x6000036df060_202 .array/port v0x6000036df060, 202;
v0x6000036df060_203 .array/port v0x6000036df060, 203;
E_0x600000ac0480/51 .event edge, v0x6000036df060_200, v0x6000036df060_201, v0x6000036df060_202, v0x6000036df060_203;
v0x6000036df060_204 .array/port v0x6000036df060, 204;
v0x6000036df060_205 .array/port v0x6000036df060, 205;
v0x6000036df060_206 .array/port v0x6000036df060, 206;
v0x6000036df060_207 .array/port v0x6000036df060, 207;
E_0x600000ac0480/52 .event edge, v0x6000036df060_204, v0x6000036df060_205, v0x6000036df060_206, v0x6000036df060_207;
v0x6000036df060_208 .array/port v0x6000036df060, 208;
v0x6000036df060_209 .array/port v0x6000036df060, 209;
v0x6000036df060_210 .array/port v0x6000036df060, 210;
v0x6000036df060_211 .array/port v0x6000036df060, 211;
E_0x600000ac0480/53 .event edge, v0x6000036df060_208, v0x6000036df060_209, v0x6000036df060_210, v0x6000036df060_211;
v0x6000036df060_212 .array/port v0x6000036df060, 212;
v0x6000036df060_213 .array/port v0x6000036df060, 213;
v0x6000036df060_214 .array/port v0x6000036df060, 214;
v0x6000036df060_215 .array/port v0x6000036df060, 215;
E_0x600000ac0480/54 .event edge, v0x6000036df060_212, v0x6000036df060_213, v0x6000036df060_214, v0x6000036df060_215;
v0x6000036df060_216 .array/port v0x6000036df060, 216;
v0x6000036df060_217 .array/port v0x6000036df060, 217;
v0x6000036df060_218 .array/port v0x6000036df060, 218;
v0x6000036df060_219 .array/port v0x6000036df060, 219;
E_0x600000ac0480/55 .event edge, v0x6000036df060_216, v0x6000036df060_217, v0x6000036df060_218, v0x6000036df060_219;
v0x6000036df060_220 .array/port v0x6000036df060, 220;
v0x6000036df060_221 .array/port v0x6000036df060, 221;
v0x6000036df060_222 .array/port v0x6000036df060, 222;
v0x6000036df060_223 .array/port v0x6000036df060, 223;
E_0x600000ac0480/56 .event edge, v0x6000036df060_220, v0x6000036df060_221, v0x6000036df060_222, v0x6000036df060_223;
v0x6000036df060_224 .array/port v0x6000036df060, 224;
v0x6000036df060_225 .array/port v0x6000036df060, 225;
v0x6000036df060_226 .array/port v0x6000036df060, 226;
v0x6000036df060_227 .array/port v0x6000036df060, 227;
E_0x600000ac0480/57 .event edge, v0x6000036df060_224, v0x6000036df060_225, v0x6000036df060_226, v0x6000036df060_227;
v0x6000036df060_228 .array/port v0x6000036df060, 228;
v0x6000036df060_229 .array/port v0x6000036df060, 229;
v0x6000036df060_230 .array/port v0x6000036df060, 230;
v0x6000036df060_231 .array/port v0x6000036df060, 231;
E_0x600000ac0480/58 .event edge, v0x6000036df060_228, v0x6000036df060_229, v0x6000036df060_230, v0x6000036df060_231;
v0x6000036df060_232 .array/port v0x6000036df060, 232;
v0x6000036df060_233 .array/port v0x6000036df060, 233;
v0x6000036df060_234 .array/port v0x6000036df060, 234;
v0x6000036df060_235 .array/port v0x6000036df060, 235;
E_0x600000ac0480/59 .event edge, v0x6000036df060_232, v0x6000036df060_233, v0x6000036df060_234, v0x6000036df060_235;
v0x6000036df060_236 .array/port v0x6000036df060, 236;
v0x6000036df060_237 .array/port v0x6000036df060, 237;
v0x6000036df060_238 .array/port v0x6000036df060, 238;
v0x6000036df060_239 .array/port v0x6000036df060, 239;
E_0x600000ac0480/60 .event edge, v0x6000036df060_236, v0x6000036df060_237, v0x6000036df060_238, v0x6000036df060_239;
v0x6000036df060_240 .array/port v0x6000036df060, 240;
v0x6000036df060_241 .array/port v0x6000036df060, 241;
v0x6000036df060_242 .array/port v0x6000036df060, 242;
v0x6000036df060_243 .array/port v0x6000036df060, 243;
E_0x600000ac0480/61 .event edge, v0x6000036df060_240, v0x6000036df060_241, v0x6000036df060_242, v0x6000036df060_243;
v0x6000036df060_244 .array/port v0x6000036df060, 244;
v0x6000036df060_245 .array/port v0x6000036df060, 245;
v0x6000036df060_246 .array/port v0x6000036df060, 246;
v0x6000036df060_247 .array/port v0x6000036df060, 247;
E_0x600000ac0480/62 .event edge, v0x6000036df060_244, v0x6000036df060_245, v0x6000036df060_246, v0x6000036df060_247;
v0x6000036df060_248 .array/port v0x6000036df060, 248;
v0x6000036df060_249 .array/port v0x6000036df060, 249;
v0x6000036df060_250 .array/port v0x6000036df060, 250;
v0x6000036df060_251 .array/port v0x6000036df060, 251;
E_0x600000ac0480/63 .event edge, v0x6000036df060_248, v0x6000036df060_249, v0x6000036df060_250, v0x6000036df060_251;
v0x6000036df060_252 .array/port v0x6000036df060, 252;
v0x6000036df060_253 .array/port v0x6000036df060, 253;
v0x6000036df060_254 .array/port v0x6000036df060, 254;
v0x6000036df060_255 .array/port v0x6000036df060, 255;
E_0x600000ac0480/64 .event edge, v0x6000036df060_252, v0x6000036df060_253, v0x6000036df060_254, v0x6000036df060_255;
E_0x600000ac0480 .event/or E_0x600000ac0480/0, E_0x600000ac0480/1, E_0x600000ac0480/2, E_0x600000ac0480/3, E_0x600000ac0480/4, E_0x600000ac0480/5, E_0x600000ac0480/6, E_0x600000ac0480/7, E_0x600000ac0480/8, E_0x600000ac0480/9, E_0x600000ac0480/10, E_0x600000ac0480/11, E_0x600000ac0480/12, E_0x600000ac0480/13, E_0x600000ac0480/14, E_0x600000ac0480/15, E_0x600000ac0480/16, E_0x600000ac0480/17, E_0x600000ac0480/18, E_0x600000ac0480/19, E_0x600000ac0480/20, E_0x600000ac0480/21, E_0x600000ac0480/22, E_0x600000ac0480/23, E_0x600000ac0480/24, E_0x600000ac0480/25, E_0x600000ac0480/26, E_0x600000ac0480/27, E_0x600000ac0480/28, E_0x600000ac0480/29, E_0x600000ac0480/30, E_0x600000ac0480/31, E_0x600000ac0480/32, E_0x600000ac0480/33, E_0x600000ac0480/34, E_0x600000ac0480/35, E_0x600000ac0480/36, E_0x600000ac0480/37, E_0x600000ac0480/38, E_0x600000ac0480/39, E_0x600000ac0480/40, E_0x600000ac0480/41, E_0x600000ac0480/42, E_0x600000ac0480/43, E_0x600000ac0480/44, E_0x600000ac0480/45, E_0x600000ac0480/46, E_0x600000ac0480/47, E_0x600000ac0480/48, E_0x600000ac0480/49, E_0x600000ac0480/50, E_0x600000ac0480/51, E_0x600000ac0480/52, E_0x600000ac0480/53, E_0x600000ac0480/54, E_0x600000ac0480/55, E_0x600000ac0480/56, E_0x600000ac0480/57, E_0x600000ac0480/58, E_0x600000ac0480/59, E_0x600000ac0480/60, E_0x600000ac0480/61, E_0x600000ac0480/62, E_0x600000ac0480/63, E_0x600000ac0480/64;
E_0x600000ac0420 .event negedge, v0x6000036def40_0;
L_0x6000035dda40 .part v0x6000036de250_0, 2, 8;
S_0x139e05be0 .scope module, "m_next_pc_adder" "adder" 3 20, 4 1 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /OUTPUT 32 "result";
P_0x6000011d7f00 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v0x6000036df3c0_0 .net "in_a", 31 0, v0x6000036d8750_0;  alias, 1 drivers
L_0x140088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000036df450_0 .net "in_b", 31 0, L_0x140088010;  1 drivers
v0x6000036df4e0_0 .var "result", 31 0;
E_0x600000ac0450 .event edge, v0x6000036dde60_0, v0x6000036df450_0;
S_0x139e07930 .scope module, "m_register_file" "register_file" 3 102, 10 4 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "rs1_out";
    .port_info 7 /OUTPUT 32 "rs2_out";
P_0x600002adef80 .param/l "ADDR_WIDTH" 0 10 6, +C4<00000000000000000000000000000101>;
P_0x600002adefc0 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
L_0x600002fd84d0 .functor BUFZ 32, L_0x6000035dd4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600002fd8540 .functor BUFZ 32, L_0x6000035dd5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000036df570_0 .net *"_ivl_0", 31 0, L_0x6000035dd4a0;  1 drivers
v0x6000036df600_0 .net *"_ivl_10", 6 0, L_0x6000035dd680;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036df690_0 .net *"_ivl_13", 1 0, L_0x1400880e8;  1 drivers
v0x6000036df720_0 .net *"_ivl_2", 6 0, L_0x6000035dd540;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036df7b0_0 .net *"_ivl_5", 1 0, L_0x1400880a0;  1 drivers
v0x6000036df840_0 .net *"_ivl_8", 31 0, L_0x6000035dd5e0;  1 drivers
v0x6000036df8d0_0 .net "clk", 0 0, v0x6000036d9d40_0;  alias, 1 drivers
v0x6000036df960_0 .net "rd", 4 0, L_0x6000035dcf00;  alias, 1 drivers
v0x6000036df9f0 .array "reg_array", 31 0, 31 0;
v0x6000036dfa80_0 .net "reg_write", 0 0, L_0x6000035dd400;  alias, 1 drivers
v0x6000036dfb10_0 .net "rs1", 4 0, L_0x6000035dcdc0;  alias, 1 drivers
v0x6000036dfba0_0 .net "rs1_out", 31 0, L_0x600002fd84d0;  alias, 1 drivers
v0x6000036dfc30_0 .net "rs2", 4 0, L_0x6000035dce60;  alias, 1 drivers
v0x6000036dfcc0_0 .net "rs2_out", 31 0, L_0x600002fd8540;  alias, 1 drivers
v0x6000036dfd50_0 .net "write_data", 31 0, v0x6000036d83f0_0;  alias, 1 drivers
L_0x6000035dd4a0 .array/port v0x6000036df9f0, L_0x6000035dd540;
L_0x6000035dd540 .concat [ 5 2 0 0], L_0x6000035dcdc0, L_0x1400880a0;
L_0x6000035dd5e0 .array/port v0x6000036df9f0, L_0x6000035dd680;
L_0x6000035dd680 .concat [ 5 2 0 0], L_0x6000035dce60, L_0x1400880e8;
S_0x139e07aa0 .scope module, "mux_alu" "mux_2x1" 3 147, 11 1 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
P_0x6000011d0040 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v0x6000036dfde0_0 .net "in1", 31 0, L_0x600002fd8540;  alias, 1 drivers
v0x6000036dfe70_0 .net "in2", 31 0, v0x6000036d8630_0;  alias, 1 drivers
v0x6000036dff00_0 .var "out", 31 0;
v0x6000036d8000_0 .net "select", 0 0, L_0x6000035dd360;  alias, 1 drivers
E_0x600000ac04e0 .event edge, v0x6000036de910_0, v0x6000036df330_0, v0x6000036dfe70_0;
S_0x139e07450 .scope module, "mux_sextimm" "mux_2x1" 3 201, 11 1 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
P_0x6000011d0100 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v0x6000036d8090_0 .net "in1", 31 0, v0x6000036df4e0_0;  alias, 1 drivers
v0x6000036d8120_0 .net "in2", 31 0, v0x6000036ddf80_0;  alias, 1 drivers
v0x6000036d81b0_0 .var "out", 31 0;
v0x6000036d8240_0 .net "select", 0 0, v0x6000036de760_0;  alias, 1 drivers
E_0x600000ac0570 .event edge, v0x6000036de760_0, v0x6000036df4e0_0, v0x6000036ddf80_0;
S_0x139e075c0 .scope module, "mux_wb" "mux_2x1" 3 234, 11 1 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
P_0x6000011d0180 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v0x6000036d82d0_0 .net "in1", 31 0, v0x6000036de250_0;  alias, 1 drivers
v0x6000036d8360_0 .net "in2", 31 0, v0x6000036df210_0;  alias, 1 drivers
v0x6000036d83f0_0 .var "out", 31 0;
v0x6000036d8480_0 .net "select", 0 0, L_0x6000035dd180;  alias, 1 drivers
E_0x600000ac0540 .event edge, v0x6000036debe0_0, v0x6000036de250_0, v0x6000036df210_0;
S_0x139e07e10 .scope module, "sextimm_imm" "imm_generator" 3 120, 12 3 0, S_0x139e13880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "sextimm";
P_0x6000011d0240 .param/l "DATA_WIDTH" 0 12 4, +C4<00000000000000000000000000100000>;
v0x6000036d8510_0 .net "instruction", 31 0, L_0x600002fd83f0;  alias, 1 drivers
v0x6000036d85a0_0 .net "opcode", 6 0, L_0x6000035dd720;  1 drivers
v0x6000036d8630_0 .var "sextimm", 31 0;
E_0x600000ac05d0 .event edge, v0x6000036d85a0_0, v0x6000036d8510_0;
L_0x6000035dd720 .part L_0x600002fd83f0, 0, 7;
    .scope S_0x139e05be0;
T_0 ;
    %wait E_0x600000ac0450;
    %load/vec4 v0x6000036df3c0_0;
    %load/vec4 v0x6000036df450_0;
    %add;
    %store/vec4 v0x6000036df4e0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x139e08e20;
T_1 ;
    %wait E_0x600000ac03c0;
    %load/vec4 v0x6000036ded00_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 27, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 99, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 136, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 513, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 257, 0, 10;
    %store/vec4 v0x6000036dea30_0, 0, 10;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x139e07930;
T_2 ;
    %vpi_call 10 21 "$readmemh", "data/register.mem", v0x6000036df9f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x139e07930;
T_3 ;
    %wait E_0x600000ac0420;
    %load/vec4 v0x6000036dfa80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x6000036dfd50_0;
    %load/vec4 v0x6000036df960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000036df9f0, 0, 4;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000036df9f0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x139e07e10;
T_4 ;
    %wait E_0x600000ac05d0;
    %load/vec4 v0x6000036d85a0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036d8630_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x6000036d8630_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x6000036d8630_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x6000036d8630_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036d8510_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036d8510_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x6000036d8630_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 12, 20, 6;
    %pad/s 32;
    %store/vec4 v0x6000036d8630_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6000036d8510_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036d8510_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000036d8510_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x6000036d8630_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x139e096c0;
T_5 ;
    %wait E_0x600000ac0060;
    %load/vec4 v0x6000036de400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x6000036de490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x6000036de490_0;
    %dup/vec4;
    %pushi/vec4 8, 8, 4;
    %cmp/x;
    %jmp/1 T_5.18, 4;
    %dup/vec4;
    %pushi/vec4 12, 8, 4;
    %cmp/x;
    %jmp/1 T_5.19, 4;
    %dup/vec4;
    %pushi/vec4 14, 8, 4;
    %cmp/x;
    %jmp/1 T_5.20, 4;
    %dup/vec4;
    %pushi/vec4 15, 8, 4;
    %cmp/x;
    %jmp/1 T_5.21, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_5.22, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_5.23, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_5.24, 4;
    %dup/vec4;
    %pushi/vec4 10, 8, 4;
    %cmp/x;
    %jmp/1 T_5.25, 4;
    %dup/vec4;
    %pushi/vec4 11, 8, 4;
    %cmp/x;
    %jmp/1 T_5.26, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6000036de370_0, 0, 4;
    %jmp T_5.28;
T_5.28 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x139e07aa0;
T_6 ;
    %wait E_0x600000ac04e0;
    %load/vec4 v0x6000036d8000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036dff00_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x6000036dfde0_0;
    %store/vec4 v0x6000036dff00_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x6000036dfe70_0;
    %store/vec4 v0x6000036dff00_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x139e09550;
T_7 ;
    %wait E_0x600000ac0300;
    %load/vec4 v0x6000036de010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.0 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %add;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %sub;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %xor;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %or;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %and;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.5 ;
    %load/vec4 v0x6000036de130_0;
    %ix/getv 4, v0x6000036de1c0_0;
    %shiftl 4;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v0x6000036de130_0;
    %ix/getv 4, v0x6000036de1c0_0;
    %shiftr 4;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x6000036de130_0;
    %load/vec4 v0x6000036de1c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x6000036de1c0_0;
    %load/vec4 v0x6000036de130_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x6000036de1c0_0;
    %load/vec4 v0x6000036de130_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x6000036de250_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x139e09550;
T_8 ;
    %wait E_0x600000ac0390;
    %load/vec4 v0x6000036de010_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036de0a0_0, 0, 1;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x6000036de250_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x6000036de0a0_0, 0, 1;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x6000036de250_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0x6000036de0a0_0, 0, 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x139e08cb0;
T_9 ;
    %wait E_0x600000ac0360;
    %load/vec4 v0x6000036de640_0;
    %load/vec4 v0x6000036de6d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x6000036de760_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x139e15f90;
T_10 ;
    %wait E_0x600000ac00f0;
    %load/vec4 v0x6000036dde60_0;
    %load/vec4 v0x6000036ddef0_0;
    %add;
    %store/vec4 v0x6000036ddf80_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x139e07450;
T_11 ;
    %wait E_0x600000ac0570;
    %load/vec4 v0x6000036d8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036d81b0_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x6000036d8090_0;
    %store/vec4 v0x6000036d81b0_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x6000036d8120_0;
    %store/vec4 v0x6000036d81b0_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x139e05a70;
T_12 ;
    %vpi_call 9 19 "$readmemh", "data/data_memory.mem", v0x6000036df060 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x139e05a70;
T_13 ;
    %wait E_0x600000ac0420;
    %load/vec4 v0x6000036df180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x6000036defd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x6000036df330_0;
    %pad/u 8;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000036df060, 4, 5;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x6000036df330_0;
    %pad/u 16;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000036df060, 4, 5;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x6000036df330_0;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x6000036df060, 4, 0;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x139e05a70;
T_14 ;
    %wait E_0x600000ac0480;
    %load/vec4 v0x6000036df0f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x6000036df2a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x6000036defd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000036df060, 4;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000036df060, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000036df060, 4;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x6000036defd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.15;
T_14.11 ;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000036df060, 4;
    %parti/s 8, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.15;
T_14.12 ;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000036df060, 4;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.15;
T_14.13 ;
    %load/vec4 v0x6000036deeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000036df060, 4;
    %store/vec4 v0x6000036df210_0, 0, 32;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036df210_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x139e075c0;
T_15 ;
    %wait E_0x600000ac0540;
    %load/vec4 v0x6000036d8480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036d83f0_0, 0, 32;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x6000036d82d0_0;
    %store/vec4 v0x6000036d83f0_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x6000036d8360_0;
    %store/vec4 v0x6000036d83f0_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x139e13880;
T_16 ;
    %wait E_0x600000ac0150;
    %load/vec4 v0x6000036d99e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000036d8750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000036d86c0_0;
    %assign/vec4 v0x6000036d8750_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x139e13880;
T_17 ;
    %vpi_call 3 40 "$readmemb", "data/inst.mem", v0x6000036d9200 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x139e14930;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d9d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d9e60_0, 0, 1;
    %vpi_call 2 13 "$display", $time, " ** Start Simulation **" {0 0 0};
    %vpi_call 2 14 "$display", $time, " Instruction Memory " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036d9dd0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x6000036d9dd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 2 15 "$display", $time, " INST[%2d]: %b", v0x6000036d9dd0_0, &A<v0x6000036d9200, v0x6000036d9dd0_0 > {0 0 0};
    %load/vec4 v0x6000036d9dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000036d9dd0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 2 16 "$monitor", $time, " [PC] pc : %d", v0x6000036d8750_0 {0 0 0};
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d9e60_0, 0, 1;
    %delay 376000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d9e60_0, 0, 1;
    %vpi_call 2 20 "$display", $time, " ** End Simulation **" {0 0 0};
    %vpi_call 2 21 "$display", $time, " REGISTER FILE" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036d9dd0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x6000036d9dd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %ix/getv/s 4, v0x6000036d9dd0_0;
    %load/vec4a v0x6000036df9f0, 4;
    %vpi_call 2 22 "$display", $time, " Reg[%d]: %d (%b)", v0x6000036d9dd0_0, S<0,vec4,s32>, &A<v0x6000036df9f0, v0x6000036d9dd0_0 > {1 0 0};
    %load/vec4 v0x6000036d9dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000036d9dd0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %vpi_call 2 23 "$display", $time, " DATA MEMORY" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036d9dd0_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x6000036d9dd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_18.5, 5;
    %ix/getv/s 4, v0x6000036d9dd0_0;
    %load/vec4a v0x6000036df060, 4;
    %vpi_call 2 24 "$display", $time, " Mem[%d]: %d (%b)", v0x6000036d9dd0_0, S<0,vec4,s32>, &A<v0x6000036df060, v0x6000036d9dd0_0 > {1 0 0};
    %load/vec4 v0x6000036d9dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000036d9dd0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x139e14930;
T_19 ;
    %delay 2000, 0;
    %load/vec4 v0x6000036d9d40_0;
    %inv;
    %store/vec4 v0x6000036d9d40_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x139e14930;
T_20 ;
    %vpi_call 2 35 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x139e14930 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "src/riscv_tb.v";
    "src/simple_cpu.v";
    "src/modules/adder.v";
    "src/modules/ALU.v";
    "src/modules/ALU_control.v";
    "src/modules/branch_control.v";
    "src/modules/control.v";
    "src/modules/data_memory.v";
    "src/modules/register_file.v";
    "src/modules/mux_2x1.v";
    "src/modules/imm_generator.v";
