############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "Systolic_Array_Conv/Row"
set_directive_pipeline "Systolic_Array_Conv/Load_Line"
set_directive_pipeline "Systolic_Array_Conv/Channel"
set_directive_pipeline "Load_In/Inner"
set_directive_pipeline "Load_W_ALL/Inner"
set_directive_pipeline "Write_O_ALL/Inner"
set_directive_pipeline "Load_In_ALL/Inner"
set_directive_pipeline "PE/Inner"
set_directive_pipeline "Drain_In/Inner"
set_directive_pipeline "Drain_W/Inner"
set_directive_pipeline "Read_In_buf_line/Inner"
set_directive_pipeline "Read_In_buf_line/Inner"
set_directive_pipeline "Read_In_buf_line/Inner"
set_directive_pipeline "Read_W_buf/Inner"
set_directive_pipeline "Write_C_buf/Inner"
set_directive_pipeline "Read_In_buf_line/Inner_pad"
set_directive_pipeline "Read_In_buf_line/Inner_norm"
