Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  4 15:47:40 2022
| Host         : ECE-PHO115-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           40 |
| No           | No                    | Yes                    |             241 |          118 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|        Clock Signal       |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG      | DC/sig_out_i_2_n_0                | DC/sig_out                        |                1 |              1 |
| ~keyboard/debounce/O0     | keyboard/cnt__3                   | keyboard/cnt[3]_i_1_n_0           |                1 |              4 |
|  CLK50MHZ                 |                                   | keyboard/debounce/clear           |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | B4_en_reg_n_0                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | C4_en_reg_n_0                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | A4_en_reg_n_0                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | C5_en_reg_n_0                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | D4_en_reg_n_0                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | E4_en_reg_n_0                     |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | F4_en_reg_n_0                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | G4_en_reg_n_0                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG      |                                   | SW_IBUF                           |                1 |              4 |
|  CLK50MHZ                 |                                   |                                   |                3 |              5 |
|  CLK50MHZ                 | keyboard/debounce/cnt1[4]_i_2_n_0 | keyboard/debounce/cnt1[4]_i_1_n_0 |                1 |              5 |
| ~keyboard/debounce/O0     |                                   |                                   |                4 |              9 |
|  F4/ClkDiv/clk_div        |                                   | F4_en_reg_n_0                     |                9 |             21 |
|  C4/ClkDiv/clk_out_reg_0  |                                   | C4_en_reg_n_0                     |               10 |             24 |
|  D4/ClkDiv/clk_out_reg_0  |                                   | D4_en_reg_n_0                     |               10 |             26 |
|  C5/ClkDiv/clk_div        |                                   | C5_en_reg_n_0                     |               16 |             28 |
|  G4/ClkDiv/clk_div        |                                   | G4_en_reg_n_0                     |               15 |             30 |
|  flag_BUFG                |                                   |                                   |                9 |             32 |
|  count_reg[13]_i_2__6_n_0 |                                   | E4_en_reg_n_0                     |               15 |             32 |
|  clk_div_50               |                                   | B4_en_reg_n_0                     |               20 |             33 |
|  CLK100MHZ_IBUF_BUFG      |                                   |                                   |               24 |             41 |
|  clk_div                  |                                   | A4_en_reg_n_0                     |               23 |             47 |
+---------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


