// Seed: 1791625939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  assign id_4 = id_1;
  reg id_4;
  always begin
    if (1) id_4 <= 1;
  end
  type_6(
      1
  );
  logic id_5;
endmodule
