<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_417_1>
                <Slack>3.65</Slack>
                <TripCount>1024</TripCount>
                <Latency>1024</Latency>
                <AbsoluteTimeLatency>5240</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_417_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_417_1>
                    <Name>VITIS_LOOP_417_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417</SourceLocation>
                </VITIS_LOOP_417_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>16</BRAM_18K>
            <FF>4478</FF>
            <LUT>7724</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_los_fu_236</InstName>
                    <ModuleName>los</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>236</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_58_2_fu_354</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_58_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>354</ID>
                            <BindInstances>add_ln59_fu_220_p2 err_2_fu_267_p2 x0_2_fu_272_p2 err_4_fu_308_p2 y0_2_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_104_4_fu_368</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_104_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>368</ID>
                            <BindInstances>add_ln105_fu_220_p2 err_31_fu_267_p2 x0_20_fu_272_p2 err_33_fu_308_p2 y0_20_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_151_6_fu_382</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_151_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>382</ID>
                            <BindInstances>add_ln152_fu_220_p2 err_27_fu_267_p2 x0_18_fu_272_p2 err_29_fu_308_p2 y0_18_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_198_8_fu_396</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_198_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>396</ID>
                            <BindInstances>add_ln199_fu_220_p2 err_23_fu_267_p2 x0_16_fu_272_p2 err_25_fu_308_p2 y0_16_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_245_10_fu_410</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_245_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>410</ID>
                            <BindInstances>add_ln246_fu_220_p2 err_19_fu_267_p2 x0_14_fu_272_p2 err_21_fu_308_p2 y0_14_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_292_12_fu_424</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_292_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>424</ID>
                            <BindInstances>add_ln293_fu_220_p2 err_14_fu_267_p2 x0_11_fu_272_p2 err_16_fu_308_p2 y0_11_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_339_14_fu_438</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_339_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>438</ID>
                            <BindInstances>add_ln340_fu_220_p2 err_10_fu_267_p2 x0_8_fu_272_p2 err_12_fu_308_p2 y0_8_fu_296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_los_Pipeline_VITIS_LOOP_386_16_fu_452</InstName>
                            <ModuleName>los_Pipeline_VITIS_LOOP_386_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>452</ID>
                            <BindInstances>add_ln387_fu_220_p2 err_6_fu_267_p2 x0_5_fu_272_p2 err_8_fu_308_p2 y0_5_fu_296_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln34_fu_490_p2 add_ln34_1_fu_508_p2 sub_ln34_fu_550_p2 sub_ln34_1_fu_585_p2 dx_fu_572_p2 err_fu_612_p2 add_ln75_fu_637_p2 x_pixel_2_fu_647_p2 add_ln80_fu_674_p2 add_ln80_1_fu_692_p2 sub_ln80_fu_734_p2 sub_ln80_1_fu_769_p2 dx_2_fu_756_p2 err_35_fu_796_p2 add_ln122_fu_821_p2 x_pixel_4_fu_831_p2 add_ln127_fu_858_p2 add_ln127_1_fu_876_p2 sub_ln127_fu_918_p2 sub_ln127_1_fu_953_p2 dx_4_fu_940_p2 err_36_fu_980_p2 add_ln169_fu_1005_p2 x_pixel_6_fu_1015_p2 add_ln174_fu_1042_p2 add_ln174_1_fu_1060_p2 sub_ln174_fu_1102_p2 sub_ln174_1_fu_1137_p2 dx_6_fu_1124_p2 err_37_fu_1164_p2 add_ln216_fu_1189_p2 x_pixel_8_fu_1199_p2 add_ln221_fu_1226_p2 add_ln221_1_fu_1244_p2 sub_ln221_fu_1286_p2 sub_ln221_1_fu_1321_p2 dx_8_fu_1308_p2 err_38_fu_1348_p2 add_ln263_fu_1373_p2 x_pixel_10_fu_1383_p2 add_ln268_fu_1410_p2 add_ln268_1_fu_1428_p2 sub_ln268_fu_1470_p2 sub_ln268_1_fu_1505_p2 dx_10_fu_1492_p2 err_39_fu_1532_p2 add_ln310_fu_1557_p2 x_pixel_12_fu_1567_p2 add_ln315_fu_1594_p2 add_ln315_1_fu_1612_p2 sub_ln315_fu_1654_p2 sub_ln315_1_fu_1689_p2 dx_12_fu_1676_p2 err_40_fu_1716_p2 add_ln357_fu_1741_p2 x_pixel_14_fu_1751_p2 add_ln362_fu_1778_p2 add_ln362_1_fu_1796_p2 sub_ln362_fu_1823_p2 sub_ln362_1_fu_1858_p2 dx_14_fu_1845_p2 err_41_fu_1885_p2 add_ln404_fu_1910_p2 x_pixel_15_fu_1920_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>obstacles_0_U obstacles_1_U obstacles_2_U obstacles_3_U obstacles_4_U obstacles_5_U obstacles_6_U obstacles_7_U results_0_U results_1_U results_2_U results_3_U results_4_U results_5_U results_6_U results_7_U add_ln417_fu_275_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_58_2</Name>
            <Loops>
                <VITIS_LOOP_58_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_2>
                        <Name>VITIS_LOOP_58_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_58_2>
                            <Name>VITIS_LOOP_58_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:36</SourceLocation>
                        </VITIS_LOOP_58_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="sub" PRAGMA="" RTLNAME="err_2_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="err_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="add" PRAGMA="" RTLNAME="x0_2_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="add" PRAGMA="" RTLNAME="err_4_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="err_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="add" PRAGMA="" RTLNAME="y0_2_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_104_4</Name>
            <Loops>
                <VITIS_LOOP_104_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_104_4>
                        <Name>VITIS_LOOP_104_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_104_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_104_4>
                            <Name>VITIS_LOOP_104_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:82</SourceLocation>
                        </VITIS_LOOP_104_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="sub" PRAGMA="" RTLNAME="err_31_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="err_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="add" PRAGMA="" RTLNAME="x0_20_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="add" PRAGMA="" RTLNAME="err_33_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="err_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="add" PRAGMA="" RTLNAME="y0_20_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_151_6</Name>
            <Loops>
                <VITIS_LOOP_151_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_151_6>
                        <Name>VITIS_LOOP_151_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_151_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:130</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_151_6>
                            <Name>VITIS_LOOP_151_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:129</SourceLocation>
                        </VITIS_LOOP_151_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_6" OPTYPE="sub" PRAGMA="" RTLNAME="err_27_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="err_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_6" OPTYPE="add" PRAGMA="" RTLNAME="x0_18_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_6" OPTYPE="add" PRAGMA="" RTLNAME="err_29_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="err_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_6" OPTYPE="add" PRAGMA="" RTLNAME="y0_18_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_198_8</Name>
            <Loops>
                <VITIS_LOOP_198_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_198_8>
                        <Name>VITIS_LOOP_198_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_198_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:177</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_198_8>
                            <Name>VITIS_LOOP_198_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:176</SourceLocation>
                        </VITIS_LOOP_198_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_8" OPTYPE="sub" PRAGMA="" RTLNAME="err_23_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="err_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_8" OPTYPE="add" PRAGMA="" RTLNAME="x0_16_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_8" OPTYPE="add" PRAGMA="" RTLNAME="err_25_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="err_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_8" OPTYPE="add" PRAGMA="" RTLNAME="y0_16_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_245_10</Name>
            <Loops>
                <VITIS_LOOP_245_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_245_10>
                        <Name>VITIS_LOOP_245_10</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_245_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:224</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_245_10>
                            <Name>VITIS_LOOP_245_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:223</SourceLocation>
                        </VITIS_LOOP_245_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_245_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_245_10" OPTYPE="sub" PRAGMA="" RTLNAME="err_19_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="err_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_245_10" OPTYPE="add" PRAGMA="" RTLNAME="x0_14_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_245_10" OPTYPE="add" PRAGMA="" RTLNAME="err_21_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="err_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_245_10" OPTYPE="add" PRAGMA="" RTLNAME="y0_14_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_292_12</Name>
            <Loops>
                <VITIS_LOOP_292_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_292_12>
                        <Name>VITIS_LOOP_292_12</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_292_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:290</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_292_12>
                            <Name>VITIS_LOOP_292_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:290</SourceLocation>
                        </VITIS_LOOP_292_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_12" OPTYPE="sub" PRAGMA="" RTLNAME="err_14_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="err_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_12" OPTYPE="add" PRAGMA="" RTLNAME="x0_11_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_12" OPTYPE="add" PRAGMA="" RTLNAME="err_16_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="err_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_12" OPTYPE="add" PRAGMA="" RTLNAME="y0_11_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_339_14</Name>
            <Loops>
                <VITIS_LOOP_339_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_339_14>
                        <Name>VITIS_LOOP_339_14</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_339_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:337</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_339_14>
                            <Name>VITIS_LOOP_339_14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:340</SourceLocation>
                        </VITIS_LOOP_339_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_339_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:340" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_339_14" OPTYPE="sub" PRAGMA="" RTLNAME="err_10_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:346" STORAGESUBTYPE="" URAM="0" VARIABLE="err_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_339_14" OPTYPE="add" PRAGMA="" RTLNAME="x0_8_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:347" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_339_14" OPTYPE="add" PRAGMA="" RTLNAME="err_12_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="err_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_339_14" OPTYPE="add" PRAGMA="" RTLNAME="y0_8_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los_Pipeline_VITIS_LOOP_386_16</Name>
            <Loops>
                <VITIS_LOOP_386_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_386_16>
                        <Name>VITIS_LOOP_386_16</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_386_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:384</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_386_16>
                            <Name>VITIS_LOOP_386_16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:387</SourceLocation>
                        </VITIS_LOOP_386_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>652</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_220_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_16" OPTYPE="sub" PRAGMA="" RTLNAME="err_6_fu_267_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:393" STORAGESUBTYPE="" URAM="0" VARIABLE="err_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_16" OPTYPE="add" PRAGMA="" RTLNAME="x0_5_fu_272_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:394" STORAGESUBTYPE="" URAM="0" VARIABLE="x0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_16" OPTYPE="add" PRAGMA="" RTLNAME="err_8_fu_308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:398" STORAGESUBTYPE="" URAM="0" VARIABLE="err_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_16" OPTYPE="add" PRAGMA="" RTLNAME="y0_5_fu_296_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:399" STORAGESUBTYPE="" URAM="0" VARIABLE="y0_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>los</Name>
            <Loops>
                <loop_0_VITIS_LOOP_35_1/>
                <loop_1_VITIS_LOOP_81_3/>
                <loop_2_VITIS_LOOP_128_5/>
                <loop_3_VITIS_LOOP_175_7/>
                <loop_4_VITIS_LOOP_222_9/>
                <loop_5_VITIS_LOOP_269_11/>
                <loop_6_VITIS_LOOP_316_13/>
                <loop_7_VITIS_LOOP_363_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0_VITIS_LOOP_35_1>
                        <Name>loop_0_VITIS_LOOP_35_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_58_2_fu_354</Instance>
                        </InstanceList>
                    </loop_0_VITIS_LOOP_35_1>
                    <loop_1_VITIS_LOOP_81_3>
                        <Name>loop_1_VITIS_LOOP_81_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_104_4_fu_368</Instance>
                        </InstanceList>
                    </loop_1_VITIS_LOOP_81_3>
                    <loop_2_VITIS_LOOP_128_5>
                        <Name>loop_2_VITIS_LOOP_128_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_151_6_fu_382</Instance>
                        </InstanceList>
                    </loop_2_VITIS_LOOP_128_5>
                    <loop_3_VITIS_LOOP_175_7>
                        <Name>loop_3_VITIS_LOOP_175_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_198_8_fu_396</Instance>
                        </InstanceList>
                    </loop_3_VITIS_LOOP_175_7>
                    <loop_4_VITIS_LOOP_222_9>
                        <Name>loop_4_VITIS_LOOP_222_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_245_10_fu_410</Instance>
                        </InstanceList>
                    </loop_4_VITIS_LOOP_222_9>
                    <loop_5_VITIS_LOOP_269_11>
                        <Name>loop_5_VITIS_LOOP_269_11</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_292_12_fu_424</Instance>
                        </InstanceList>
                    </loop_5_VITIS_LOOP_269_11>
                    <loop_6_VITIS_LOOP_316_13>
                        <Name>loop_6_VITIS_LOOP_316_13</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_339_14_fu_438</Instance>
                        </InstanceList>
                    </loop_6_VITIS_LOOP_316_13>
                    <loop_7_VITIS_LOOP_363_15>
                        <Name>loop_7_VITIS_LOOP_363_15</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_los_Pipeline_VITIS_LOOP_386_16_fu_452</Instance>
                        </InstanceList>
                    </loop_7_VITIS_LOOP_363_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0_VITIS_LOOP_35_1>
                            <Name>loop_0_VITIS_LOOP_35_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:34</SourceLocation>
                        </loop_0_VITIS_LOOP_35_1>
                        <loop_1_VITIS_LOOP_81_3>
                            <Name>loop_1_VITIS_LOOP_81_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:80</SourceLocation>
                        </loop_1_VITIS_LOOP_81_3>
                        <loop_2_VITIS_LOOP_128_5>
                            <Name>loop_2_VITIS_LOOP_128_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:127</SourceLocation>
                        </loop_2_VITIS_LOOP_128_5>
                        <loop_3_VITIS_LOOP_175_7>
                            <Name>loop_3_VITIS_LOOP_175_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:174</SourceLocation>
                        </loop_3_VITIS_LOOP_175_7>
                        <loop_4_VITIS_LOOP_222_9>
                            <Name>loop_4_VITIS_LOOP_222_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:221</SourceLocation>
                        </loop_4_VITIS_LOOP_222_9>
                        <loop_5_VITIS_LOOP_269_11>
                            <Name>loop_5_VITIS_LOOP_269_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:268</SourceLocation>
                        </loop_5_VITIS_LOOP_269_11>
                        <loop_6_VITIS_LOOP_316_13>
                            <Name>loop_6_VITIS_LOOP_316_13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:315</SourceLocation>
                        </loop_6_VITIS_LOOP_316_13>
                        <loop_7_VITIS_LOOP_363_15>
                            <Name>loop_7_VITIS_LOOP_363_15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:362</SourceLocation>
                        </loop_7_VITIS_LOOP_363_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4433</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>7377</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_490_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_508_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_550_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_1_fu_585_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="sub" PRAGMA="" RTLNAME="dx_fu_572_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="dx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="sub" PRAGMA="" RTLNAME="err_fu_612_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="err"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_637_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0_VITIS_LOOP_35_1" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_2_fu_647_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_674_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_692_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_734_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_1_fu_769_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="sub" PRAGMA="" RTLNAME="dx_2_fu_756_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="sub" PRAGMA="" RTLNAME="err_35_fu_796_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="err_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_821_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_4_fu_831_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_858_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_876_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln127_fu_918_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln127_1_fu_953_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="sub" PRAGMA="" RTLNAME="dx_4_fu_940_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="sub" PRAGMA="" RTLNAME="err_36_fu_980_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="err_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_1005_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2_VITIS_LOOP_128_5" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_6_fu_1015_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_1042_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_1060_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln174_fu_1102_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln174_1_fu_1137_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="sub" PRAGMA="" RTLNAME="dx_6_fu_1124_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="sub" PRAGMA="" RTLNAME="err_37_fu_1164_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="err_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_1189_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3_VITIS_LOOP_175_7" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_8_fu_1199_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_1226_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_1_fu_1244_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln221_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln221_fu_1286_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln221_1_fu_1321_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln221_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="sub" PRAGMA="" RTLNAME="dx_8_fu_1308_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="sub" PRAGMA="" RTLNAME="err_38_fu_1348_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="err_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_1373_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:263" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4_VITIS_LOOP_222_9" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_10_fu_1383_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_1410_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_1_fu_1428_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln268_fu_1470_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln268_1_fu_1505_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="sub" PRAGMA="" RTLNAME="dx_10_fu_1492_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="sub" PRAGMA="" RTLNAME="err_39_fu_1532_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="err_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_1557_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5_VITIS_LOOP_269_11" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_12_fu_1567_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_1594_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:315" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_1_fu_1612_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:315" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln315_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln315_fu_1654_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:315" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln315_1_fu_1689_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:315" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln315_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="sub" PRAGMA="" RTLNAME="dx_12_fu_1676_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:323" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="sub" PRAGMA="" RTLNAME="err_40_fu_1716_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="err_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln357_fu_1741_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6_VITIS_LOOP_316_13" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_14_fu_1751_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:316" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln362_fu_1778_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:362" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln362_1_fu_1796_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:362" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln362_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln362_fu_1823_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:362" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln362_1_fu_1858_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:362" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln362_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="sub" PRAGMA="" RTLNAME="dx_14_fu_1845_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="dx_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="sub" PRAGMA="" RTLNAME="err_41_fu_1885_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:384" STORAGESUBTYPE="" URAM="0" VARIABLE="err_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln404_fu_1910_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7_VITIS_LOOP_363_15" OPTYPE="add" PRAGMA="" RTLNAME="x_pixel_15_fu_1920_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:363" STORAGESUBTYPE="" URAM="0" VARIABLE="x_pixel_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <Loops>
                <VITIS_LOOP_417_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_417_1>
                        <Name>VITIS_LOOP_417_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>5.241 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_417_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_417_1>
                            <Name>VITIS_LOOP_417_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417~benchmarks/jianyicheng/los/src/los.cpp:417</SourceLocation>
                        </VITIS_LOOP_417_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>4478</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>7724</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_0_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:410" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_1_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:410" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_2_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:410" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_3_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:411" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_4_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:411" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_5_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:411" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_6_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:412" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="obstacles_7_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:412" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="obstacles_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_0_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:413" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_1_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:413" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_2_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:413" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_3_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:413" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_4_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:414" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_5_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:414" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_6_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:414" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="results_7_U" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:414" STORAGESIZE="1 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="results_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_417_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln417_fu_275_p2" SOURCE="benchmarks/jianyicheng/los/src/los.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln417"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

