Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 23:42:23 2025
| Host         : LAPTOP-AIR04ARS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_test_timing_summary_routed.rpt -pb led_test_timing_summary_routed.pb -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  215         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (215)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (432)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (215)
--------------------------
 There are 166 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timers/clock_1ms_control_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: timers/clock_1s_control_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (432)
--------------------------------------------------
 There are 432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  459          inf        0.000                      0                  459           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           459 Endpoints
Min Delay           459 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 4.491ns (44.766%)  route 5.542ns (55.234%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.388     2.807    control_leds/Q[2]
    SLICE_X64Y47         LUT5 (Prop_lut5_I2_O)        0.327     3.134 r  control_leds/g0_b15/O
                         net (fo=1, routed)           3.154     6.288    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.745    10.033 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.033    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 4.330ns (43.348%)  route 5.659ns (56.652%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[0]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control_leds/state_reg[0]/Q
                         net (fo=23, routed)          3.377     3.833    control_leds/Q[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.152     3.985 r  control_leds/g0_b5/O
                         net (fo=1, routed)           2.283     6.267    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722     9.990 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.990    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.835ns  (logic 4.314ns (43.861%)  route 5.521ns (56.139%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[0]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control_leds/state_reg[0]/Q
                         net (fo=23, routed)          3.373     3.829    control_leds/Q[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.154     3.983 r  control_leds/g0_b7/O
                         net (fo=1, routed)           2.148     6.131    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704     9.835 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.835    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 4.453ns (45.461%)  route 5.342ns (54.539%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.980     3.399    control_leds/Q[2]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.327     3.726 r  control_leds/g0_b0/O
                         net (fo=1, routed)           2.362     6.088    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     9.795 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.795    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 4.086ns (41.944%)  route 5.656ns (58.056%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[0]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  control_leds/state_reg[0]/Q
                         net (fo=23, routed)          3.373     3.829    control_leds/Q[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124     3.953 r  control_leds/g0_b6/O
                         net (fo=1, routed)           2.283     6.236    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.742 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.742    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 4.248ns (44.850%)  route 5.223ns (55.150%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.980     3.399    control_leds/Q[2]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.299     3.698 r  control_leds/g0_b1/O
                         net (fo=1, routed)           2.243     5.941    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.471 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.471    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.451ns (47.360%)  route 4.948ns (52.640%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.396     2.815    control_leds/Q[2]
    SLICE_X64Y47         LUT5 (Prop_lut5_I2_O)        0.321     3.136 r  control_leds/g0_b13/O
                         net (fo=1, routed)           2.552     5.688    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.711     9.399 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.399    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.319ns (46.075%)  route 5.055ns (53.925%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[0]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control_leds/state_reg[0]/Q
                         net (fo=23, routed)          3.384     3.840    control_leds/Q[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.152     3.992 r  control_leds/g0_b3/O
                         net (fo=1, routed)           1.671     5.663    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     9.374 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.374    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.336ns  (logic 4.236ns (45.373%)  route 5.100ns (54.627%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          2.396     2.815    control_leds/Q[2]
    SLICE_X64Y47         LUT5 (Prop_lut5_I2_O)        0.299     3.114 r  control_leds/g0_b12/O
                         net (fo=1, routed)           2.704     5.818    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.336 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.336    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 4.089ns (44.667%)  route 5.065ns (55.333%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[0]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  control_leds/state_reg[0]/Q
                         net (fo=23, routed)          3.377     3.833    control_leds/Q[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124     3.957 r  control_leds/g0_b4/O
                         net (fo=1, routed)           1.688     5.645    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.153 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.153    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_game/randon_number/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/mixed_bits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.209ns (77.036%)  route 0.062ns (22.964%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  control_game/randon_number/counter_reg[2]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  control_game/randon_number/counter_reg[2]/Q
                         net (fo=2, routed)           0.062     0.226    control_game/randon_number/counter_reg[2]
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.271 r  control_game/randon_number/mixed_bits[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    control_game/randon_number/xor[2]
    SLICE_X61Y19         FDRE                                         r  control_game/randon_number/mixed_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/mixed_bits_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  control_game/randon_number/counter_reg[3]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  control_game/randon_number/counter_reg[3]/Q
                         net (fo=2, routed)           0.094     0.258    control_game/randon_number/counter_reg[3]
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.303 r  control_game/randon_number/mixed_bits[3]_i_2/O
                         net (fo=1, routed)           0.000     0.303    control_game/randon_number/xor[3]
    SLICE_X61Y19         FDRE                                         r  control_game/randon_number/mixed_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/read_submit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/submit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  control_game/read_submit_reg/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  control_game/read_submit_reg/Q
                         net (fo=2, routed)           0.093     0.257    control_game/read_submit
    SLICE_X53Y21         LUT3 (Prop_lut3_I2_O)        0.048     0.305 r  control_game/submit_i_1/O
                         net (fo=1, routed)           0.000     0.305    control_game/submit_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  control_game/submit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_leds/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.587%)  route 0.099ns (30.413%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[2]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  control_leds/state_reg[2]/Q
                         net (fo=21, routed)          0.099     0.227    control_leds/Q[2]
    SLICE_X53Y20         LUT6 (Prop_lut6_I5_O)        0.099     0.326 r  control_leds/state[4]_i_3/O
                         net (fo=1, routed)           0.000     0.326    control_leds/state[4]_i_3_n_0
    SLICE_X53Y20         FDRE                                         r  control_leds/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/randon_number/mixed_bits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/random_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.907%)  route 0.188ns (57.093%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  control_game/randon_number/mixed_bits_reg[0]/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/randon_number/mixed_bits_reg[0]/Q
                         net (fo=2, routed)           0.188     0.329    control_game/randon_number/mixed_bits_reg_n_0_[0]
    SLICE_X62Y21         FDSE                                         r  control_game/randon_number/random_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/anode_control_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display7seg/seg_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.420%)  route 0.156ns (45.580%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  display7seg/anode_control_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display7seg/anode_control_reg[0]/Q
                         net (fo=20, routed)          0.156     0.297    control_game/randon_number/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  control_game/randon_number/seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    display7seg/seg_reg_reg[6]_1[1]
    SLICE_X64Y21         FDRE                                         r  display7seg/seg_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7seg/anode_control_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display7seg/seg_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.790%)  route 0.160ns (46.210%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  display7seg/anode_control_reg[0]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display7seg/anode_control_reg[0]/Q
                         net (fo=20, routed)          0.160     0.301    control_game/randon_number/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  control_game/randon_number/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    display7seg/seg_reg_reg[6]_1[2]
    SLICE_X64Y21         FDRE                                         r  display7seg/seg_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/read_number_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/randon_number/read_captured_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.710%)  route 0.205ns (59.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  control_game/read_number_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/read_number_reg/Q
                         net (fo=4, routed)           0.205     0.346    control_game/randon_number/read
    SLICE_X62Y20         FDRE                                         r  control_game/randon_number/read_captured_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_leds/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_leds/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.500%)  route 0.162ns (46.500%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  control_leds/state_reg[1]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_leds/state_reg[1]/Q
                         net (fo=22, routed)          0.162     0.303    control_leds/Q[1]
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.348 r  control_leds/state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.348    control_leds/state[3]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  control_leds/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_game/read_number_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_game/read_number_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  control_game/read_number_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_game/read_number_reg/Q
                         net (fo=4, routed)           0.168     0.309    control_game/randon_number/read
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  control_game/randon_number/read_number_i_1/O
                         net (fo=1, routed)           0.000     0.354    control_game/randon_number_n_7
    SLICE_X59Y21         FDRE                                         r  control_game/read_number_reg/D
  -------------------------------------------------------------------    -------------------





