==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 12495 ; free virtual = 271979
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 12495 ; free virtual = 271979
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 12491 ; free virtual = 271976
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 12491 ; free virtual = 271976
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:21) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:35) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:49) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:63) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:77) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:91) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:105) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:119) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:133) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:147) in function 'filter' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 12443 ; free virtual = 271928
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:18:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:32:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:46:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:60:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:74:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:88:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:102:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:116:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:130:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:144:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:103:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:117:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:131:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:145:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:19:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:33:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:47:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:61:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:75:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:89:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1058.449 ; gain = 343.750 ; free physical = 12217 ; free virtual = 271703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:151) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:137) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:123) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:109) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:95) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:81) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:53) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 3748 ; free virtual = 271326
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 3748 ; free virtual = 271326
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 3744 ; free virtual = 271323
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 3745 ; free virtual = 271324
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:21) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:35) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:49) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:63) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:77) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:91) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:105) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:119) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:133) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:147) in function 'filter' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 3698 ; free virtual = 271277
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:18:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:32:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:46:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:60:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:74:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:88:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:102:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:116:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:130:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:144:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:103:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:117:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:131:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:145:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:19:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:33:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:47:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:61:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:75:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:89:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1034.699 ; gain = 320.000 ; free physical = 3469 ; free virtual = 271048
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:151) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:137) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:123) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:109) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:95) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:81) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:53) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 4724 ; free virtual = 272410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 4724 ; free virtual = 272410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 4720 ; free virtual = 272406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 4720 ; free virtual = 272406
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:21) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:35) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:49) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:63) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:77) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:91) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:105) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:119) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:133) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:147) in function 'filter' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 914.699 ; gain = 200.000 ; free physical = 4667 ; free virtual = 272353
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:18:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:32:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:46:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:60:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:74:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:88:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:102:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:116:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:130:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:144:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:103:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:117:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:131:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:145:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:19:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:33:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:47:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:61:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:75:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:89:37). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1042.699 ; gain = 328.000 ; free physical = 4377 ; free virtual = 272080
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_0_write_ln21', delilah-hw-filter/filter.c:21) of variable 'c_2_31', delilah-hw-filter/filter.c:25 on local variable 'c_0' and 'load' operation ('c_0_load_1', delilah-hw-filter/filter.c:25) on local variable 'c_0'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_0_write_ln21', delilah-hw-filter/filter.c:21) of variable 'c_2_31', delilah-hw-filter/filter.c:25 on local variable 'c_0' and 'load' operation ('c_0_load_1', delilah-hw-filter/filter.c:25) on local variable 'c_0'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_0_write_ln21', delilah-hw-filter/filter.c:21) of variable 'c_2_31', delilah-hw-filter/filter.c:25 on local variable 'c_0' and 'load' operation ('c_0_load_1', delilah-hw-filter/filter.c:25) on local variable 'c_0'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_0_write_ln21', delilah-hw-filter/filter.c:21) of variable 'c_2_31', delilah-hw-filter/filter.c:25 on local variable 'c_0' and 'load' operation ('c_0_load_1', delilah-hw-filter/filter.c:25) on local variable 'c_0'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('c_0_write_ln21', delilah-hw-filter/filter.c:21) of variable 'c_2_31', delilah-hw-filter/filter.c:25 on local variable 'c_0' and 'load' operation ('c_0_load_1', delilah-hw-filter/filter.c:25) on local variable 'c_0'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'store' operation ('c_0_write_ln21', delilah-hw-filter/filter.c:21) of variable 'c_2_31', delilah-hw-filter/filter.c:25 on local variable 'c_0' and 'load' operation ('c_0_load_1', delilah-hw-filter/filter.c:25) on local variable 'c_0'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'store' operation ('c_0_write_ln21', delilah-hw-filter/filter.c:21) of variable 'c_2_31', delilah-hw-filter/filter.c:25 on local variable 'c_0' and 'load' operation ('c_0_load_1', delilah-hw-filter/filter.c:25) on local variable 'c_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
WARNING: [SCHED 204-21] Estimated clock period (2.654ns) exceeds the target (target clock period: 3.003ns, clock uncertainty: 0.375ns, effective delay budget: 2.628ns).
WARNING: [SCHED 204-21] The critical path in module 'filter' consists of the following:
	'load' operation ('arr_value_5_load', delilah-hw-filter/filter.c:94) on array 'arr.value', delilah-hw-filter/filter.c:89 [2651]  (1.24 ns)
	'icmp' operation ('icmp_ln94', delilah-hw-filter/filter.c:94) [2652]  (1.13 ns)
	blocking operation 0.287 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.16 seconds; current allocated memory: 321.506 MB.
INFO: [HLS 200-434] Only 10 loops out of a total 30 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.03 seconds; current allocated memory: 348.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/out_r' to 's_axilite & ap_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from delilah-hw-filter/filter.c:1:
delilah-hw-filter/filter.c:3:24: warning: declaration of 'struct delilah_array' will not be visible outside of this function [-Wvisibility]
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:26:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] == comp1)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:27:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:39:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] != comp1)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:40:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:52:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] < comp1)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:53:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:65:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] <= comp1)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:66:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:78:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] > comp1)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:79:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:91:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] >= comp1)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:92:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:104:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] > comp1 && in[i * 1024 + j] < comp2)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:104:36: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] > comp1 && in[i * 1024 + j] < comp2)
                                 ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:105:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:117:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] >= comp1 && in[i * 1024 + j] <= comp2)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:117:37: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] >= comp1 && in[i * 1024 + j] <= comp2)
                                  ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:118:22: error: subscript of pointer to incomplete type 'struct delilah_array'
          out[c++]=in[i * 1024 + j];
                   ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
delilah-hw-filter/filter.c:130:8: error: subscript of pointer to incomplete type 'struct delilah_array'
 if (in[i * 1024 + j] >= comp1 && in[i * 1024 + j] < comp2)
     ~~^
delilah-hw-filter/filter.c:3:24: note: forward declaration of 'struct delilah_array'
uint64_t filter(struct delilah_array *in, uint64_t *out, uint64_t num,
                       ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
1 warning and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
WARNING: [HLS 200-40] In file included from delilah-hw-filter/filter.c:1:
delilah-hw-filter/filter.c:27:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:40:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:53:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:66:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:79:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:92:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:105:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:118:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:131:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
delilah-hw-filter/filter.c:144:19: warning: incompatible integer to pointer conversion assigning to 'uint64_t *' (aka 'unsigned long *') from 'uint64_t' (aka 'unsigned long'); take the address with & [-Wint-conversion]
          out[c++]=in[i][j];
                  ^~~~~~~~~
                   &
10 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from delilah-hw-filter/filter.c:1:
delilah-hw-filter/filter.c:26:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] == comp1)
     ~~~~~^~
delilah-hw-filter/filter.c:27:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:39:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] != comp1)
     ~~~~~^~
delilah-hw-filter/filter.c:40:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:52:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] < comp1)
     ~~~~~^~
delilah-hw-filter/filter.c:53:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:65:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] <= comp1)
     ~~~~~^~
delilah-hw-filter/filter.c:66:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:78:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] > comp1)
     ~~~~~^~
delilah-hw-filter/filter.c:79:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:91:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] >= comp1)
     ~~~~~^~
delilah-hw-filter/filter.c:92:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:104:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] > comp1 && in[i][j] < comp2)
     ~~~~~^~
delilah-hw-filter/filter.c:104:31: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] > comp1 && in[i][j] < comp2)
                         ~~~~~^~
delilah-hw-filter/filter.c:105:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:117:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] >= comp1 && in[i][j] <= comp2)
     ~~~~~^~
delilah-hw-filter/filter.c:117:32: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] >= comp1 && in[i][j] <= comp2)
                          ~~~~~^~
delilah-hw-filter/filter.c:118:25: error: subscripted value is not an array, pointer, or vector
          out[c++]=in[i][j];
                   ~~~~~^~
delilah-hw-filter/filter.c:130:11: error: subscripted value is not an array, pointer, or vector
 if (in[i][j] >= comp1 && in[i][j] < comp2)
     ~~~~~^~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from delilah-hw-filter/filter.c:1:
delilah-hw-filter/filter.c:27:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:40:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:53:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:66:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:79:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:92:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:105:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:118:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:131:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
delilah-hw-filter/filter.c:144:19: error: array type 'uint64_t [1024]' is not assignable
          out[c++]=in[i][j];
          ~~~~~~~~^
10 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1552 ; free virtual = 271260
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1553 ; free virtual = 271260
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1548 ; free virtual = 271260
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1547 ; free virtual = 271259
INFO: [XFORM 203-101] Partitioning array 'in' (delilah-hw-filter/filter.c:3) in dimension 1 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1533 ; free virtual = 271249
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.32[32 x i64]P.i64.i64' to 'aesl_mux_load.32[32 ' (aesl_mux_load.32[32 x i64]P.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1515 ; free virtual = 271236
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.77 seconds; current allocated memory: 122.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 124.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 125.745 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 128.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 129.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp1' to 's_axilite & ap_none'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 634 ; free virtual = 271220
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 634 ; free virtual = 271220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 625 ; free virtual = 271216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 625 ; free virtual = 271217
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:22) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:35) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:48) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:61) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:74) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:87) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:100) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:113) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:126) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:139) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'in' (delilah-hw-filter/filter.c:3) in dimension 1 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 914.699 ; gain = 172.164 ; free physical = 559 ; free virtual = 271170
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:20:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:33:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:46:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:59:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:72:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:85:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:98:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:111:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:124:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:137:32) in function 'filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:40 ; elapsed = 00:03:41 . Memory (MB): peak = 1298.699 ; gain = 556.164 ; free physical = 317 ; free virtual = 270666
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BWHI_Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln143_27', delilah-hw-filter/filter.c:143) and 'add' operation ('add_ln143_1', delilah-hw-filter/filter.c:143).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BWLI_Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln130_27', delilah-hw-filter/filter.c:130) and 'add' operation ('add_ln130_1', delilah-hw-filter/filter.c:130).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BWI_Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln117_27', delilah-hw-filter/filter.c:117) and 'add' operation ('add_ln117_1', delilah-hw-filter/filter.c:117).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BW_Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln104_27', delilah-hw-filter/filter.c:104) and 'add' operation ('add_ln104_1', delilah-hw-filter/filter.c:104).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_GE_Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln91_27', delilah-hw-filter/filter.c:91) and 'add' operation ('add_ln91_1', delilah-hw-filter/filter.c:91).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_GT_Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln78_27', delilah-hw-filter/filter.c:78) and 'add' operation ('add_ln78_1', delilah-hw-filter/filter.c:78).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_LE_Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln65_27', delilah-hw-filter/filter.c:65) and 'add' operation ('add_ln65_1', delilah-hw-filter/filter.c:65).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_LT_Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln52_27', delilah-hw-filter/filter.c:52) and 'add' operation ('add_ln52_1', delilah-hw-filter/filter.c:52).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_NEQ_Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln39_27', delilah-hw-filter/filter.c:39) and 'add' operation ('add_ln39_1', delilah-hw-filter/filter.c:39).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_EQ_Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_EQ_Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln26_27', delilah-hw-filter/filter.c:26) and 'add' operation ('add_ln26_1', delilah-hw-filter/filter.c:26).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 287.15 seconds; current allocated memory: 342.391 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 45.91 seconds; current allocated memory: 419.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1634 ; free virtual = 271233
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1634 ; free virtual = 271233
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1633 ; free virtual = 271232
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1633 ; free virtual = 271232
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:22) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:34) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:58) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:70) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:82) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:94) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:106) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:118) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:130) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'in' (delilah-hw-filter/filter.c:3) in dimension 1 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 1584 ; free virtual = 271182
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:40 ; elapsed = 00:03:41 . Memory (MB): peak = 1402.695 ; gain = 704.000 ; free physical = 1093 ; free virtual = 270692
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.81 seconds; current allocated memory: 355.080 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.58 seconds; current allocated memory: 424.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_25' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_26' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_27' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_28' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_29' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/op' to 's_axilite & ap_none'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1622 ; free virtual = 271220
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1622 ; free virtual = 271220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1618 ; free virtual = 271216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1617 ; free virtual = 271216
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:20) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:33) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:59) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:72) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:85) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:98) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:111) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:124) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:137) in function 'filter' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 914.699 ; gain = 200.000 ; free physical = 1567 ; free virtual = 271166
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:18:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:31:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:44:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:57:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:70:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:83:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:96:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:109:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:122:32) in function 'filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:135:32) in function 'filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1298.699 ; gain = 584.000 ; free physical = 1064 ; free virtual = 270664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BWHI_Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWHI_Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln141_27', delilah-hw-filter/filter.c:141) and 'add' operation ('add_ln141_1', delilah-hw-filter/filter.c:141).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BWLI_Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWLI_Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln128_27', delilah-hw-filter/filter.c:128) and 'add' operation ('add_ln128_1', delilah-hw-filter/filter.c:128).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BWI_Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BWI_Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln115_27', delilah-hw-filter/filter.c:115) and 'add' operation ('add_ln115_1', delilah-hw-filter/filter.c:115).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_BW_Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_BW_Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln102_27', delilah-hw-filter/filter.c:102) and 'add' operation ('add_ln102_1', delilah-hw-filter/filter.c:102).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_GE_Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GE_Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln89_27', delilah-hw-filter/filter.c:89) and 'add' operation ('add_ln89_1', delilah-hw-filter/filter.c:89).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_GT_Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_GT_Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln76_27', delilah-hw-filter/filter.c:76) and 'add' operation ('add_ln76_1', delilah-hw-filter/filter.c:76).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_LE_Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LE_Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln63_27', delilah-hw-filter/filter.c:63) and 'add' operation ('add_ln63_1', delilah-hw-filter/filter.c:63).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_LT_Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_LT_Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_27', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Vector_Loop_NEQ_Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Vector_Loop_NEQ_Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'add' operation ('add_ln37_27', delilah-hw-filter/filter.c:37) and 'add' operation ('add_ln37_1', delilah-hw-filter/filter.c:37).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1459 ; free virtual = 271076
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1459 ; free virtual = 271076
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1463 ; free virtual = 271081
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 1464 ; free virtual = 271081
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:21) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:35) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:49) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:63) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:77) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:91) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:105) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:119) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:133) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:147) in function 'filter' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 914.699 ; gain = 200.000 ; free physical = 1409 ; free virtual = 271027
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:18:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:32:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:46:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:60:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:74:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:88:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:102:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:116:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:130:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:144:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:103:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:117:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:131:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:145:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:19:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:33:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:47:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:61:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:75:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:89:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1042.699 ; gain = 328.000 ; free physical = 1177 ; free virtual = 270796
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:151) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:137) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:123) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:109) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:95) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:81) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:53) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7630 ; free virtual = 271394
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7630 ; free virtual = 271394
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7627 ; free virtual = 271391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7628 ; free virtual = 271391
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:18) in function 'filter' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:22) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (delilah-hw-filter/filter.c:20) in function 'filter' completely with a factor of 1023.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:22) in function 'filter' completely with a factor of 1024.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:35) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:49) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:63) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:77) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:91) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:105) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:119) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:133) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:147) in function 'filter' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 907.008 ; gain = 192.309 ; free physical = 7483 ; free virtual = 271248
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:32:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:46:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:60:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:74:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:88:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:102:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:116:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:130:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:144:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:103:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:117:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:131:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:145:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:33:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:47:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:61:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:75:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:89:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring bus burst read of length 1024 on port 'gmem' (delilah-hw-filter/filter.c:20:34).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:28 ; elapsed = 00:10:30 . Memory (MB): peak = 8202.699 ; gain = 7488.000 ; free physical = 234 ; free virtual = 263992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:151) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:137) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:123) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:109) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:95) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:81) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:53) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 26954 ; free virtual = 291546
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 26954 ; free virtual = 291546
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 26946 ; free virtual = 291542
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 26946 ; free virtual = 291543
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:21) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:35) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LT' (delilah-hw-filter/filter.c:49) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:63) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GT' (delilah-hw-filter/filter.c:77) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:91) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BW' (delilah-hw-filter/filter.c:105) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:119) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWLI' (delilah-hw-filter/filter.c:133) in function 'filter' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWHI' (delilah-hw-filter/filter.c:147) in function 'filter' partially with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 914.699 ; gain = 172.164 ; free physical = 26896 ; free virtual = 291493
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:18:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:32:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LT' (delilah-hw-filter/filter.c:46:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:60:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GT' (delilah-hw-filter/filter.c:74:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:88:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BW' (delilah-hw-filter/filter.c:102:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:116:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWLI' (delilah-hw-filter/filter.c:130:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWHI' (delilah-hw-filter/filter.c:144:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:103:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:117:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:131:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:145:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:19:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:33:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:47:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:61:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:75:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:89:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1058.449 ; gain = 315.914 ; free physical = 26647 ; free virtual = 291245
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWHI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWHI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_27_write_ln147', delilah-hw-filter/filter.c:147) of variable 'c_29_31', delilah-hw-filter/filter.c:151 on local variable 'c_27' and 'load' operation ('c_27_load_1', delilah-hw-filter/filter.c:151) on local variable 'c_27'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:151) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWLI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWLI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_24_write_ln133', delilah-hw-filter/filter.c:133) of variable 'c_26_31', delilah-hw-filter/filter.c:137 on local variable 'c_24' and 'load' operation ('c_24_load_1', delilah-hw-filter/filter.c:137) on local variable 'c_24'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:137) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_21_write_ln119', delilah-hw-filter/filter.c:119) of variable 'c_23_31', delilah-hw-filter/filter.c:123 on local variable 'c_21' and 'load' operation ('c_21_load_1', delilah-hw-filter/filter.c:123) on local variable 'c_21'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:123) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BW'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BW): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_18_write_ln105', delilah-hw-filter/filter.c:105) of variable 'c_20_31', delilah-hw-filter/filter.c:109 on local variable 'c_18' and 'load' operation ('c_18_load_1', delilah-hw-filter/filter.c:109) on local variable 'c_18'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:109) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_15_write_ln91', delilah-hw-filter/filter.c:91) of variable 'c_17_31', delilah-hw-filter/filter.c:95 on local variable 'c_15' and 'load' operation ('c_15_load_1', delilah-hw-filter/filter.c:95) on local variable 'c_15'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:95) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_12_write_ln77', delilah-hw-filter/filter.c:77) of variable 'c_14_31', delilah-hw-filter/filter.c:81 on local variable 'c_12' and 'load' operation ('c_12_load_1', delilah-hw-filter/filter.c:81) on local variable 'c_12'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:81) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_9_write_ln63', delilah-hw-filter/filter.c:63) of variable 'c_11_31', delilah-hw-filter/filter.c:67 on local variable 'c_9' and 'load' operation ('c_9_load_1', delilah-hw-filter/filter.c:67) on local variable 'c_9'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LT'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LT): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('c_6_write_ln49', delilah-hw-filter/filter.c:49) of variable 'c_8_31', delilah-hw-filter/filter.c:53 on local variable 'c_6' and 'load' operation ('c_6_load_1', delilah-hw-filter/filter.c:53) on local variable 'c_6'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (delilah-hw-filter/filter.c:53) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('c_3_write_ln35', delilah-hw-filter/filter.c:35) of variable 'c_5_31', delilah-hw-filter/filter.c:39 on local variable 'c_3' and 'load' operation ('c_3_load_1', delilah-hw-filter/filter.c:39) on local variable 'c_3'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9091 ; free virtual = 286616
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9091 ; free virtual = 286616
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9089 ; free virtual = 286614
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9090 ; free virtual = 286614
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:23) in function 'filter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:39) in function 'filter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:55) in function 'filter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:71) in function 'filter' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:87) in function 'filter' partially with a factor of 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9063 ; free virtual = 286588
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:20:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:36:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:52:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:68:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:84:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:21:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:37:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:53:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:69:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:85:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:29:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:45:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:61:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:77:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9063 ; free virtual = 286588
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_26_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_22', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_16_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_33_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_30', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_16_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_42_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_34', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_16_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_46_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_41', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_16_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_80_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_75', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_16_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_84_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_79', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_16_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_20_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_20', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_25_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_26', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_31_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_29', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_37_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_33', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_63_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_59', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_78_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_73', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_19_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_19', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_24_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_25', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_30_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_28', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_36_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_32', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_62_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_58', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_77_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_72', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_18_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_18', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_23_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_24', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_29_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_27', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_35_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_31', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_61_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_57', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_76_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_71', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_9_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_17_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_21_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_22_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_11_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_15_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep37'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.61 seconds; current allocated memory: 110.576 MB.
INFO: [HLS 200-434] Only 15 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 9056 ; free virtual = 286570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 9056 ; free virtual = 286570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 9053 ; free virtual = 286567
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 9054 ; free virtual = 286567
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:23) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:39) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:55) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:71) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:87) in function 'filter' partially with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 9009 ; free virtual = 286523
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:20:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:36:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:52:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:68:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:84:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:21:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:37:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:53:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:69:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:85:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:29:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:45:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:61:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:77:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8967 ; free virtual = 286482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_74_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_69', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_81_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_77', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_90_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_81', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_94_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_88', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_266_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_258', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_312_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_307', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_320_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_315', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_324_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_319', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_64_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_68_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_67', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_73_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_73', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_79_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_76', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_85_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_80', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_199_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_195', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_258_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_253', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_287_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_283', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_302_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_297', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_67_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_66', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_72_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_72', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_78_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_75', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_84_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_79', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_198_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_194', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_257_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_252', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_286_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_282', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_301_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_296', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_66_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_65', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_71_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_71', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_77_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_74', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_83_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_78', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_197_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_193', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_256_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_251', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9036 ; free virtual = 286551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9036 ; free virtual = 286551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9035 ; free virtual = 286550
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9034 ; free virtual = 286550
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:23) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:39) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:55) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:71) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:87) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 8963 ; free virtual = 286479
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:20:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:36:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:52:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:68:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:84:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:21:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:37:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:53:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:69:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:85:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:29:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:45:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:61:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:77:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1034.699 ; gain = 320.000 ; free physical = 8841 ; free virtual = 286359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_137_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_133', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_144_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_141', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_153_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_145', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_157_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_152', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_506_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_498', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_615_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_610', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_631_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_626', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_639_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_634', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_643_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_638', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_644_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_639', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_111_write_ln91', delilah-hw-filter/filter.c:91) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:90 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_131_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_131', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_136_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_137', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_142_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_140', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_148_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_144', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_381_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_376', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_494_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_490', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_553_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_548', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_582_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_578', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_597_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_592', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_601_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_596', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_3_write_ln75', delilah-hw-filter/filter.c:75) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:74 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_130_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_130', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_135_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_136', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_141_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_139', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_147_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_143', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_380_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_375', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_493_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_489', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_552_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_547', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_581_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_577', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_596_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_591', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_600_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_595', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_2_write_ln59', delilah-hw-filter/filter.c:59) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:58 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_129_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_129', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_134_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_135', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_140_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_138', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_146_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_142', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_379_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_374', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_492_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_488', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_551_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_546', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_580_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_576', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_595_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_590', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_599_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_594', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_1_write_ln43', delilah-hw-filter/filter.c:43) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:42 on array 'out_buf', delilah-hw-filter/filter.c:15.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_9_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_128_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_132_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_133_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_67_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15 and 'store' operation ('out_buf_addr_write_ln27', delilah-hw-filter/filter.c:27) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:15.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8960 ; free virtual = 286478
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8960 ; free virtual = 286478
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8957 ; free virtual = 286476
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8957 ; free virtual = 286476
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:26) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:43) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:60) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:77) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:94) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 8894 ; free virtual = 286413
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:23:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:40:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:57:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:74:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:91:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:24:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:41:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:58:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:75:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:100:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:32:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:49:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:66:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:83:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1042.699 ; gain = 328.000 ; free physical = 8775 ; free virtual = 286296
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln98_123', delilah-hw-filter/filter.c:98) and 'add' operation ('add_ln98_1', delilah-hw-filter/filter.c:98).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln98_123', delilah-hw-filter/filter.c:98) and 'add' operation ('add_ln98_1', delilah-hw-filter/filter.c:98).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln98_123', delilah-hw-filter/filter.c:98) and 'add' operation ('add_ln98_1', delilah-hw-filter/filter.c:98).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln98_123', delilah-hw-filter/filter.c:98) and 'add' operation ('add_ln98_1', delilah-hw-filter/filter.c:98).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_506_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_498', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_615_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_610', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_631_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_626', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_639_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_634', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_643_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_638', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_644_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_639', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln98', delilah-hw-filter/filter.c:98) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:97 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln81_123', delilah-hw-filter/filter.c:81) and 'add' operation ('add_ln81_1', delilah-hw-filter/filter.c:81).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln81_123', delilah-hw-filter/filter.c:81) and 'add' operation ('add_ln81_1', delilah-hw-filter/filter.c:81).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln81_123', delilah-hw-filter/filter.c:81) and 'add' operation ('add_ln81_1', delilah-hw-filter/filter.c:81).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln81_123', delilah-hw-filter/filter.c:81) and 'add' operation ('add_ln81_1', delilah-hw-filter/filter.c:81).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_381_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_376', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_494_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_490', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_553_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_548', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_582_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_578', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_597_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_592', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_601_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_596', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln81', delilah-hw-filter/filter.c:81) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:80 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln64_123', delilah-hw-filter/filter.c:64) and 'add' operation ('add_ln64_1', delilah-hw-filter/filter.c:64).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln64_123', delilah-hw-filter/filter.c:64) and 'add' operation ('add_ln64_1', delilah-hw-filter/filter.c:64).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln64_123', delilah-hw-filter/filter.c:64) and 'add' operation ('add_ln64_1', delilah-hw-filter/filter.c:64).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln64_123', delilah-hw-filter/filter.c:64) and 'add' operation ('add_ln64_1', delilah-hw-filter/filter.c:64).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_380_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_375', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_493_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_489', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_552_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_547', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_581_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_577', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_596_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_591', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_600_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_595', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln64', delilah-hw-filter/filter.c:64) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:63 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln47_123', delilah-hw-filter/filter.c:47) and 'add' operation ('add_ln47_1', delilah-hw-filter/filter.c:47).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln47_123', delilah-hw-filter/filter.c:47) and 'add' operation ('add_ln47_1', delilah-hw-filter/filter.c:47).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln47_123', delilah-hw-filter/filter.c:47) and 'add' operation ('add_ln47_1', delilah-hw-filter/filter.c:47).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln47_123', delilah-hw-filter/filter.c:47) and 'add' operation ('add_ln47_1', delilah-hw-filter/filter.c:47).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_379_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_374', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_492_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_488', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_551_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_546', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_580_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_576', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_595_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_590', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_599_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_594', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln47', delilah-hw-filter/filter.c:47) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:46 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_67_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_98_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_114_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_122_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_126_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_127_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep37'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.51 seconds; current allocated memory: 357.927 MB.
INFO: [HLS 200-434] Only 15 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.77 seconds; current allocated memory: 428.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_r', 'num', 'op', 'comp1' and 'comp2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 8.8 seconds; current allocated memory: 507.389 MB.
INFO: [RTMG 210-278] Implementing memory 'filter_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'filter_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1517.945 ; gain = 803.246 ; free physical = 8134 ; free virtual = 285813
INFO: [VHDL 208-304] Generating VHDL RTL for filter.
INFO: [VLOG 209-307] Generating Verilog RTL for filter.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8935 ; free virtual = 286454
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8935 ; free virtual = 286454
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8933 ; free virtual = 286452
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8933 ; free virtual = 286452
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:23) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:42) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:44) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_LE' (delilah-hw-filter/filter.c:61) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:63) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_GE' (delilah-hw-filter/filter.c:80) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:99) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:101) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:25) in function 'filter' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' completely with a factor of 128.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep42' (delilah-hw-filter/filter.c:34) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:44) in function 'filter' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' completely with a factor of 128.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep41' (delilah-hw-filter/filter.c:53) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:63) in function 'filter' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' completely with a factor of 128.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep40' (delilah-hw-filter/filter.c:72) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:82) in function 'filter' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' completely with a factor of 128.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep39' (delilah-hw-filter/filter.c:91) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:101) in function 'filter' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' completely with a factor of 128.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep' (delilah-hw-filter/filter.c:110) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 8856 ; free virtual = 286375
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:23:32) in function 'filter' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 8913 ; free virtual = 286433
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 8913 ; free virtual = 286433
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 8911 ; free virtual = 286431
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 8911 ; free virtual = 286431
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:26) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:45) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:64) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:83) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:102) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 8849 ; free virtual = 286369
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:23:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:42:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:61:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:80:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:99:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:100:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:24:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:43:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:62:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:81:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:110:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:34:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:53:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:72:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:91:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.664 ; gain = 322.969 ; free physical = 8729 ; free virtual = 286251
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_506_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_498', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_615_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_610', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_631_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_626', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_639_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_634', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_643_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_638', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_644_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_639', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_381_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_376', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_494_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_490', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_553_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_548', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_582_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_578', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_597_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_592', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_601_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_596', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_380_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_375', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_493_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_489', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_552_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_547', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_581_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_577', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_596_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_591', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_600_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_595', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_379_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_374', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_492_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_488', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_551_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_546', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_580_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_576', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_595_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_590', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_599_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_594', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_67_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_98_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_114_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_122_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_126_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_127_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.52 seconds; current allocated memory: 373.946 MB.
INFO: [HLS 200-434] Only 15 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.79 seconds; current allocated memory: 445.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_r', 'num', 'op', 'comp1' and 'comp2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 8.7 seconds; current allocated memory: 525.295 MB.
INFO: [RTMG 210-278] Implementing memory 'filter_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'filter_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1504.766 ; gain = 806.070 ; free physical = 8107 ; free virtual = 285787
INFO: [VHDL 208-304] Generating VHDL RTL for filter.
INFO: [VLOG 209-307] Generating Verilog RTL for filter.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8902 ; free virtual = 286421
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8902 ; free virtual = 286421
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8900 ; free virtual = 286419
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8901 ; free virtual = 286420
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:26) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:45) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:64) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:83) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:102) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 8837 ; free virtual = 286356
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:23:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:42:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:61:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:80:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:99:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:100:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:24:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:43:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:62:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:81:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:110:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:34:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:53:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:72:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:91:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1042.699 ; gain = 328.000 ; free physical = 8718 ; free virtual = 286239
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_123', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_506_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_498', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_615_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_610', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_631_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_626', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_639_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_634', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_643_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_638', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_644_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_639', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_123', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_381_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_376', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_494_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_490', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_553_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_548', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_582_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_578', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_597_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_592', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_601_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_596', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_123', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_380_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_375', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_493_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_489', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_552_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_547', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_581_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_577', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_596_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_591', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_600_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_595', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_123', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_379_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_374', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_492_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_488', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_551_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_546', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_580_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_576', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_595_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_590', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_599_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_594', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_123', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_67_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_98_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_114_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_122_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_126_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_127_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.43 seconds; current allocated memory: 357.969 MB.
INFO: [HLS 200-434] Only 15 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.99 seconds; current allocated memory: 429.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_r', 'num', 'op', 'comp1' and 'comp2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 8.84 seconds; current allocated memory: 509.321 MB.
INFO: [RTMG 210-278] Implementing memory 'filter_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'filter_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1523.711 ; gain = 809.012 ; free physical = 8079 ; free virtual = 285759
INFO: [VHDL 208-304] Generating VHDL RTL for filter.
INFO: [VLOG 209-307] Generating Verilog RTL for filter.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8889 ; free virtual = 286408
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8889 ; free virtual = 286408
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8887 ; free virtual = 286406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8887 ; free virtual = 286406
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:26) in function 'filter' partially with a factor of 256.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:45) in function 'filter' partially with a factor of 256.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:64) in function 'filter' partially with a factor of 256.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:83) in function 'filter' partially with a factor of 256.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:102) in function 'filter' partially with a factor of 256.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 970.699 ; gain = 256.000 ; free physical = 8777 ; free virtual = 286297
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:23:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:42:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:61:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:80:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:99:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:100:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:24:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:43:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:62:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:81:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:110:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:34:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:53:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:72:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:91:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 1354.699 ; gain = 640.000 ; free physical = 8300 ; free virtual = 285827
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_251', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_251', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_251', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln106_251', delilah-hw-filter/filter.c:106) and 'add' operation ('add_ln106_1', delilah-hw-filter/filter.c:106).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_979_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_974', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1222_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_1217', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1254_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_1249', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1270_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_1265', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1278_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_1273', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1282_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_1277', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1284_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_1279', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_19_write_ln106', delilah-hw-filter/filter.c:106) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:105 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 257.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_251', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_251', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_251', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln87_251', delilah-hw-filter/filter.c:87) and 'add' operation ('add_ln87_1', delilah-hw-filter/filter.c:87).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_740_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_735', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_971_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_966', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1088_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_1083', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1147_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_1142', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1176_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_1171', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1191_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_1186', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1198_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_1193', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_3_write_ln87', delilah-hw-filter/filter.c:87) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:86 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 257.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_251', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_251', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_251', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln68_251', delilah-hw-filter/filter.c:68) and 'add' operation ('add_ln68_1', delilah-hw-filter/filter.c:68).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_739_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_734', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_970_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_965', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1087_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_1082', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1146_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_1141', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1175_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_1170', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1190_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_1185', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1197_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_1192', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_2_write_ln68', delilah-hw-filter/filter.c:68) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:67 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 257.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_251', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_251', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_251', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln49_251', delilah-hw-filter/filter.c:49) and 'add' operation ('add_ln49_1', delilah-hw-filter/filter.c:49).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_738_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_733', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_969_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_964', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1086_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1081', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1145_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1140', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1174_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1169', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1189_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1184', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_1196_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1191', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_1_write_ln49', delilah-hw-filter/filter.c:49) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:48 on array 'out_buf', delilah-hw-filter/filter.c:18.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 257.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_251', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_251', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_251', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln30_251', delilah-hw-filter/filter.c:30) and 'add' operation ('add_ln30_1', delilah-hw-filter/filter.c:30).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_130_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_193_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_225_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_241_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_249_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_253_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_255_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18 and 'store' operation ('out_buf_addr_write_ln30', delilah-hw-filter/filter.c:30) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:18.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 8830 ; free virtual = 286356
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 8830 ; free virtual = 286356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 8828 ; free virtual = 286355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 8829 ; free virtual = 286355
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.699 ; gain = 164.164 ; free physical = 8761 ; free virtual = 286288
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1042.699 ; gain = 300.164 ; free physical = 8642 ; free virtual = 286171
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_123', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_123', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_123', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_123', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_506_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_498', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_19_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_615_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_610', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_19_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_631_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_626', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_19_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_639_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_634', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_19_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_643_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_638', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_19_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_644_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_639', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_19_write_ln107', delilah-hw-filter/filter.c:107) of variable 'in_buf_load_4', delilah-hw-filter/filter.c:106 on array 'out_buf', delilah-hw-filter/filter.c:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_123', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_123', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_123', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_123', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_381_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_376', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_3_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_494_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_490', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_3_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_553_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_548', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_3_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_582_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_578', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_3_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_597_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_592', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_3_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_601_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_596', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_3_write_ln88', delilah-hw-filter/filter.c:88) of variable 'in_buf_load_3', delilah-hw-filter/filter.c:87 on array 'out_buf', delilah-hw-filter/filter.c:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_123', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_123', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_123', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_123', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_380_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_375', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_2_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_493_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_489', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_2_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_552_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_547', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_2_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_581_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_577', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_2_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_596_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_591', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_2_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_600_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_595', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_2_write_ln69', delilah-hw-filter/filter.c:69) of variable 'in_buf_load_2', delilah-hw-filter/filter.c:68 on array 'out_buf', delilah-hw-filter/filter.c:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_123', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_123', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_123', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_123', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_379_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_374', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_1_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_492_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_488', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_1_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_551_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_546', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_1_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_580_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_576', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_1_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_595_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_590', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_1_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_599_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_594', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_1_write_ln50', delilah-hw-filter/filter.c:50) of variable 'in_buf_load_1', delilah-hw-filter/filter.c:49 on array 'out_buf', delilah-hw-filter/filter.c:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_123', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_123', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_123', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_123', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_67_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_98_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_114_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_122_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_126_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'store' operation ('out_buf_addr_127_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19 and 'store' operation ('out_buf_addr_write_ln31', delilah-hw-filter/filter.c:31) of variable 'comp1' on array 'out_buf', delilah-hw-filter/filter.c:19.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.12 seconds; current allocated memory: 357.957 MB.
INFO: [HLS 200-434] Only 15 loops out of a total 20 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.29 seconds; current allocated memory: 429.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter/comp2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'out_r', 'num', 'op', 'comp1' and 'comp2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter'.
INFO: [HLS 200-111]  Elapsed time: 8.55 seconds; current allocated memory: 509.303 MB.
INFO: [RTMG 210-278] Implementing memory 'filter_in_buf_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'filter_out_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1523.711 ; gain = 781.176 ; free physical = 8015 ; free virtual = 285696
INFO: [VHDL 208-304] Generating VHDL RTL for filter.
INFO: [VLOG 209-307] Generating Verilog RTL for filter.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8431 ; free virtual = 285447
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8431 ; free virtual = 285447
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8428 ; free virtual = 285444
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8429 ; free virtual = 285445
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 8367 ; free virtual = 285383
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1034.699 ; gain = 320.000 ; free physical = 8248 ; free virtual = 285266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 130.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50', delilah-hw-filter/filter.c:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8308 ; free virtual = 285211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8308 ; free virtual = 285211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8306 ; free virtual = 285208
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 8306 ; free virtual = 285209
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 8243 ; free virtual = 285146
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1043.199 ; gain = 328.500 ; free physical = 8124 ; free virtual = 285028
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 130.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50', delilah-hw-filter/filter.c:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31', delilah-hw-filter/filter.c:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7977 ; free virtual = 285159
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7977 ; free virtual = 285159
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7975 ; free virtual = 285157
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 7975 ; free virtual = 285157
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 906.699 ; gain = 192.000 ; free physical = 7909 ; free virtual = 285091
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1038.199 ; gain = 323.500 ; free physical = 7790 ; free virtual = 284974
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 130.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50', delilah-hw-filter/filter.c:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31', delilah-hw-filter/filter.c:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10674 ; free virtual = 287891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10674 ; free virtual = 287891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10672 ; free virtual = 287889
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10672 ; free virtual = 287889
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10609 ; free virtual = 287827
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1021.664 ; gain = 322.969 ; free physical = 10491 ; free virtual = 287711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 130.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50', delilah-hw-filter/filter.c:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31', delilah-hw-filter/filter.c:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9383 ; free virtual = 282718
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9383 ; free virtual = 282718
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9376 ; free virtual = 282716
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9376 ; free virtual = 282717
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 9332 ; free virtual = 282676
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 910.199 ; gain = 195.500 ; free physical = 9289 ; free virtual = 282644
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_63', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_63', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8883 ; free virtual = 282691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8883 ; free virtual = 282691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8880 ; free virtual = 282689
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8879 ; free virtual = 282688
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 128.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8808 ; free virtual = 282625
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1018.695 ; gain = 320.000 ; free physical = 8649 ; free virtual = 282509
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_127', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 130.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_127', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_127', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_127', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50', delilah-hw-filter/filter.c:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_EQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31_1', delilah-hw-filter/filter.c:31).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_EQ): Unable to enforce a carried dependence constraint (II = 127, distance = 1, offset = 1)
   between 'add' operation ('add_ln31_127', delilah-hw-filter/filter.c:31) and 'add' operation ('add_ln31', delilah-hw-filter/filter.c:31).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8736 ; free virtual = 282720
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8737 ; free virtual = 282720
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8734 ; free virtual = 282719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8733 ; free virtual = 282718
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8688 ; free virtual = 282676
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 8646 ; free virtual = 282648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_63', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_63', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.003ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 904.547 ; gain = 205.852 ; free physical = 8412 ; free virtual = 282741
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 904.547 ; gain = 205.852 ; free physical = 8412 ; free virtual = 282741
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 904.547 ; gain = 205.852 ; free physical = 8410 ; free virtual = 282741
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 904.547 ; gain = 205.852 ; free physical = 8410 ; free virtual = 282740
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:27) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:65) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:84) in function 'filter' partially with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:103) in function 'filter' partially with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 904.547 ; gain = 205.852 ; free physical = 8366 ; free virtual = 282697
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 904.547 ; gain = 205.852 ; free physical = 8338 ; free virtual = 282670
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107_1', delilah-hw-filter/filter.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_BWI): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln107_63', delilah-hw-filter/filter.c:107) and 'add' operation ('add_ln107', delilah-hw-filter/filter.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88_1', delilah-hw-filter/filter.c:88).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_GE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln88_63', delilah-hw-filter/filter.c:88) and 'add' operation ('add_ln88', delilah-hw-filter/filter.c:88).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69_1', delilah-hw-filter/filter.c:69).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_LE): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'add' operation ('add_ln69_63', delilah-hw-filter/filter.c:69) and 'add' operation ('add_ln69', delilah-hw-filter/filter.c:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 65.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_63', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
WARNING: [SCHED 204-68] The II Violation in module 'filter' (Loop: Value_Loop_NEQ): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('add_ln50_63', delilah-hw-filter/filter.c:50) and 'add' operation ('add_ln50_1', delilah-hw-filter/filter.c:50).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10893 ; free virtual = 278117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10893 ; free virtual = 278117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10891 ; free virtual = 278115
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10891 ; free virtual = 278115
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'filter' (delilah-hw-filter/filter.c:3).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep37' (delilah-hw-filter/filter.c:32) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:41) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep36' (delilah-hw-filter/filter.c:47) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:56) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep35' (delilah-hw-filter/filter.c:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:71) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep34' (delilah-hw-filter/filter.c:77) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:86) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep' (delilah-hw-filter/filter.c:92) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:25) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:28) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep37' (delilah-hw-filter/filter.c:32) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:40) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:41) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:43) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep36' (delilah-hw-filter/filter.c:47) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_LE' (delilah-hw-filter/filter.c:55) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:56) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:58) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep35' (delilah-hw-filter/filter.c:62) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_GE' (delilah-hw-filter/filter.c:70) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:71) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:73) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep34' (delilah-hw-filter/filter.c:77) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:85) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:86) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:88) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep' (delilah-hw-filter/filter.c:92) in function 'filter' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'in_buf' (delilah-hw-filter/filter.c:19) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 914.699 ; gain = 172.164 ; free physical = 10843 ; free virtual = 278068
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:26:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:32:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:41:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:47:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:56:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:62:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:71:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:77:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:86:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:92:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1042.699 ; gain = 300.164 ; free physical = 10535 ; free virtual = 277761
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10622 ; free virtual = 277847
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10622 ; free virtual = 277847
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10620 ; free virtual = 277845
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 100.164 ; free physical = 10619 ; free virtual = 277844
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'filter' (delilah-hw-filter/filter.c:3).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep37' (delilah-hw-filter/filter.c:32) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:41) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep36' (delilah-hw-filter/filter.c:47) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:56) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep35' (delilah-hw-filter/filter.c:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:71) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep34' (delilah-hw-filter/filter.c:77) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:86) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.out.out_buf.gep' (delilah-hw-filter/filter.c:92) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:25) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:28) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep37' (delilah-hw-filter/filter.c:32) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:40) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:41) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:43) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep36' (delilah-hw-filter/filter.c:47) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_LE' (delilah-hw-filter/filter.c:55) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:56) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:58) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep35' (delilah-hw-filter/filter.c:62) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_GE' (delilah-hw-filter/filter.c:70) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:71) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:73) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep34' (delilah-hw-filter/filter.c:77) in function 'filter' completely with a factor of 64.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:85) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:86) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:88) in function 'filter' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'memcpy.out.out_buf.gep' (delilah-hw-filter/filter.c:92) in function 'filter' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'in_buf' (delilah-hw-filter/filter.c:19) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 906.699 ; gain = 164.164 ; free physical = 10535 ; free virtual = 277761
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:26:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:32:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:41:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:47:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:56:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:62:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:71:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:77:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 64 on port 'gmem' (delilah-hw-filter/filter.c:86:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 64 on port 'gmem' (delilah-hw-filter/filter.c:92:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1034.699 ; gain = 292.164 ; free physical = 10320 ; free virtual = 277546
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10793 ; free virtual = 278080
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10793 ; free virtual = 278080
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10793 ; free virtual = 278080
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10793 ; free virtual = 278080
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10772 ; free virtual = 278059
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:41:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:58:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:75:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:92:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:42:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:59:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:76:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:33:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:50:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:67:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:84:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10770 ; free virtual = 278058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 10764 ; free virtual = 278068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 10764 ; free virtual = 278068
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 10762 ; free virtual = 278066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 10763 ; free virtual = 278067
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 10744 ; free virtual = 278048
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:41:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:58:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:75:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:92:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:42:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:59:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:76:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:33:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:50:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:67:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1024 on port 'gmem' (delilah-hw-filter/filter.c:84:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 10742 ; free virtual = 278046
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10755 ; free virtual = 278066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10755 ; free virtual = 278066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10753 ; free virtual = 278064
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10754 ; free virtual = 278064
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10732 ; free virtual = 278043
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:41:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:58:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:75:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:92:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:42:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:59:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:76:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:33:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:50:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:67:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:84:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 10731 ; free virtual = 278041
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10717 ; free virtual = 278042
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10717 ; free virtual = 278042
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10716 ; free virtual = 278041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10715 ; free virtual = 278040
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10695 ; free virtual = 278020
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:41:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:58:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:75:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:92:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:42:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:59:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:76:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:93:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:33:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:50:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:67:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'gmem' (delilah-hw-filter/filter.c:84:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 10694 ; free virtual = 278020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 11202 ; free virtual = 278803
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 11202 ; free virtual = 278803
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 11199 ; free virtual = 278800
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 11199 ; free virtual = 278800
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 11178 ; free virtual = 278779
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:35:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:54:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:73:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:92:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 842.699 ; gain = 128.000 ; free physical = 11171 ; free virtual = 278773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter' ...
WARNING: [SYN 201-107] Renaming port name 'filter/in' to 'filter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'filter/out' to 'filter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_BWI'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_GE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_LE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Value_Loop_NEQ'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.out_buf.gep41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.in_buf.in'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 14108 ; free virtual = 280276
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 14108 ; free virtual = 280276
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 14106 ; free virtual = 280273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.695 ; gain = 192.000 ; free physical = 14107 ; free virtual = 280275
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'filter' (delilah-hw-filter/filter.c:3).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:28) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:44) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:64) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:80) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:82) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:98) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:100) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:25) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:28) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep42' (delilah-hw-filter/filter.c:35) in function 'filter': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:44) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep41' (delilah-hw-filter/filter.c:53) in function 'filter': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_LE' (delilah-hw-filter/filter.c:61) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:62) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:64) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep40' (delilah-hw-filter/filter.c:71) in function 'filter': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_GE' (delilah-hw-filter/filter.c:79) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:80) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:82) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep39' (delilah-hw-filter/filter.c:89) in function 'filter': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:97) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:98) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:100) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep' (delilah-hw-filter/filter.c:107) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 16:14:18 ; elapsed = 16:15:00 . Memory (MB): peak = 4394.969 ; gain = 3696.273 ; free physical = 23146 ; free virtual = 278385
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu17eg-ffvc1760-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'delilah-hw-filter/filter.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 14402 ; free virtual = 280493
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 14402 ; free virtual = 280493
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 14401 ; free virtual = 280493
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 893.664 ; gain = 194.969 ; free physical = 14401 ; free virtual = 280493
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:42) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:44) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_LE' (delilah-hw-filter/filter.c:60) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_GE' (delilah-hw-filter/filter.c:78) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:80) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:96) in function 'filter' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:98) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:26) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_EQ' (delilah-hw-filter/filter.c:28) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep42' (delilah-hw-filter/filter.c:34) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:44) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_NEQ' (delilah-hw-filter/filter.c:46) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep41' (delilah-hw-filter/filter.c:52) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:62) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_LE' (delilah-hw-filter/filter.c:64) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep40' (delilah-hw-filter/filter.c:70) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:80) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_GE' (delilah-hw-filter/filter.c:82) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep39' (delilah-hw-filter/filter.c:88) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'memcpy.in_buf.in' (delilah-hw-filter/filter.c:98) in function 'filter' completely with a factor of 4096.
INFO: [HLS 200-489] Unrolling loop 'Value_Loop_BWI' (delilah-hw-filter/filter.c:100) in function 'filter' completely with a factor of 4096.
WARNING: [XFORM 203-503] Cannot unroll loop 'memcpy.out.out_buf.gep' (delilah-hw-filter/filter.c:106) in function 'filter': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 18:17:47 ; elapsed = 18:18:16 . Memory (MB): peak = 6722.715 ; gain = 6024.020 ; free physical = 20864 ; free virtual = 277607
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_EQ' (delilah-hw-filter/filter.c:24:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_NEQ' (delilah-hw-filter/filter.c:43:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_LE' (delilah-hw-filter/filter.c:62:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_GE' (delilah-hw-filter/filter.c:81:32) in function 'filter' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Vector_Loop_BWI' (delilah-hw-filter/filter.c:100:32) in function 'filter' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:101:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:25:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:44:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:63:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (delilah-hw-filter/filter.c:82:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (delilah-hw-filter/filter.c:111:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
