

================================================================
== Vitis HLS Report for 'FFT_stage_4'
================================================================
* Date:           Sat Apr 27 16:46:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        32pt_fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_loop2  |       19|       19|         5|          1|          1|    16|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    127|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     12|    -|
|Memory           |        0|    -|      19|      6|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     248|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     267|    245|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_10s_24_1_1_U33  |mul_16s_10s_24_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_10s_24_1_1_U34  |mul_16s_10s_24_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  12|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_16s_9s_24s_24_4_1_U36  |mac_muladd_16s_9s_24s_24_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_9s_24s_24_4_1_U35  |mac_mulsub_16s_9s_24s_24_4_1  |  i0 - i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |W5_M_imag_U  |FFT_stage_4_W5_M_imag_ROM_AUTO_1R  |        0|   9|   3|    0|    16|    9|     1|          144|
    |W5_M_real_U  |FFT_stage_4_W5_M_real_ROM_AUTO_1R  |        0|  10|   3|    0|    16|   10|     1|          160|
    +-------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                   |        0|  19|   6|    0|    32|   19|     2|          304|
    +-------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_167_p2      |         +|   0|  0|  13|           5|           1|
    |p_r_M_imag_1_fu_245_p2  |         +|   0|  0|  23|          16|          16|
    |p_r_M_real_1_fu_239_p2  |         +|   0|  0|  23|          16|          16|
    |p_r_M_imag_2_fu_266_p2  |         -|   0|  0|  23|          16|          16|
    |p_r_M_real_2_fu_260_p2  |         -|   0|  0|  23|          16|          16|
    |icmp_ln23_fu_161_p2     |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln27_fu_178_p2      |       xor|   0|  0|   6|           5|           6|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 127|          80|          79|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    5|         10|
    |j_fu_48                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |j_fu_48                             |   5|   0|    5|          0|
    |sext_ln389_2_reg_344                |  24|   0|   24|          0|
    |sext_ln389_2_reg_344_pp0_iter2_reg  |  24|   0|   24|          0|
    |sext_ln389_reg_338                  |  24|   0|   24|          0|
    |sext_ln389_reg_338_pp0_iter2_reg    |  24|   0|   24|          0|
    |zext_ln23_reg_310                   |   5|   0|   64|         59|
    |zext_ln27_reg_323                   |   5|   0|   64|         59|
    |zext_ln23_reg_310                   |  64|  32|   64|         59|
    |zext_ln27_reg_323                   |  64|  32|   64|         59|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 248|  64|  366|        236|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     FFT_stage.4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     FFT_stage.4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     FFT_stage.4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     FFT_stage.4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     FFT_stage.4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     FFT_stage.4|  return value|
|data_IN_M_real_address0  |  out|    5|   ap_memory|  data_IN_M_real|         array|
|data_IN_M_real_ce0       |  out|    1|   ap_memory|  data_IN_M_real|         array|
|data_IN_M_real_q0        |   in|   16|   ap_memory|  data_IN_M_real|         array|
|data_IN_M_real_address1  |  out|    5|   ap_memory|  data_IN_M_real|         array|
|data_IN_M_real_ce1       |  out|    1|   ap_memory|  data_IN_M_real|         array|
|data_IN_M_real_q1        |   in|   16|   ap_memory|  data_IN_M_real|         array|
|data_IN_M_imag_address0  |  out|    5|   ap_memory|  data_IN_M_imag|         array|
|data_IN_M_imag_ce0       |  out|    1|   ap_memory|  data_IN_M_imag|         array|
|data_IN_M_imag_q0        |   in|   16|   ap_memory|  data_IN_M_imag|         array|
|data_IN_M_imag_address1  |  out|    5|   ap_memory|  data_IN_M_imag|         array|
|data_IN_M_imag_ce1       |  out|    1|   ap_memory|  data_IN_M_imag|         array|
|data_IN_M_imag_q1        |   in|   16|   ap_memory|  data_IN_M_imag|         array|
|data_OUT_address0        |  out|    5|   ap_memory|        data_OUT|         array|
|data_OUT_ce0             |  out|    1|   ap_memory|        data_OUT|         array|
|data_OUT_we0             |  out|    1|   ap_memory|        data_OUT|         array|
|data_OUT_d0              |  out|   32|   ap_memory|        data_OUT|         array|
|data_OUT_address1        |  out|    5|   ap_memory|        data_OUT|         array|
|data_OUT_ce1             |  out|    1|   ap_memory|        data_OUT|         array|
|data_OUT_we1             |  out|    1|   ap_memory|        data_OUT|         array|
|data_OUT_d1              |  out|   32|   ap_memory|        data_OUT|         array|
+-------------------------+-----+-----+------------+----------------+--------------+

