Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  2 11:47:25 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_timing_summary_routed.rpt -pb uart_rx_timing_summary_routed.pb -rpx uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     4           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: bit_index_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bit_index_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bit_index_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_baudrate_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: present_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.840        0.000                      0                   14        0.264        0.000                      0                   14        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.840        0.000                      0                   14        0.264        0.000                      0                   14        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 1.021ns (32.113%)  route 2.158ns (67.887%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.664     8.383    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.507 r  rx_clock_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     8.507    rx_clock_timer[6]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.079    15.347    rx_clock_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.021ns (32.154%)  route 2.154ns (67.846%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.660     8.379    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.503 r  rx_clock_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     8.503    rx_clock_timer[5]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.079    15.347    rx_clock_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.855ns (57.840%)  route 1.352ns (42.160%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  rx_clock_timer_reg[2]/Q
                         net (fo=2, routed)           0.490     6.335    rx_clock_timer_reg_n_0_[2]
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  rx_clock_timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.009    rx_clock_timer_reg[4]_i_2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  rx_clock_timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.123    rx_clock_timer_reg[8]_i_2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.345 r  rx_clock_timer_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.863     8.208    data0[9]
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.327     8.535 r  rx_clock_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     8.535    rx_clock_timer[9]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.118    15.386    rx_clock_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.021ns (32.415%)  route 2.129ns (67.585%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.635     8.353    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.477 r  rx_clock_timer[10]_i_1/O
                         net (fo=1, routed)           0.000     8.477    rx_clock_timer[10]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.077    15.345    rx_clock_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 1.021ns (32.446%)  route 2.126ns (67.554%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.632     8.350    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.474 r  rx_clock_timer[11]_i_1/O
                         net (fo=1, routed)           0.000     8.474    rx_clock_timer[11]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.081    15.349    rx_clock_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.047ns (32.968%)  route 2.129ns (67.032%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.635     8.353    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.150     8.503 r  rx_clock_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     8.503    rx_clock_timer[12]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.118    15.386    rx_clock_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.016ns (32.007%)  route 2.158ns (67.993%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.664     8.383    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.119     8.502 r  rx_clock_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     8.502    rx_clock_timer[8]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.118    15.386    rx_clock_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.014ns (32.004%)  route 2.154ns (67.996%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.660     8.379    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.117     8.496 r  rx_clock_timer[7]_i_1/O
                         net (fo=1, routed)           0.000     8.496    rx_clock_timer[7]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606    15.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.118    15.386    rx_clock_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.021ns (32.516%)  route 2.119ns (67.484%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.625     8.344    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.468 r  rx_clock_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     8.468    rx_clock_timer[1]
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.077    15.369    rx_clock_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 rx_clock_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.021ns (32.547%)  route 2.116ns (67.453%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  rx_clock_timer_reg[3]/Q
                         net (fo=2, routed)           0.828     6.633    rx_clock_timer_reg_n_0_[3]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.295     6.928 r  rx_clock_timer[12]_i_5/O
                         net (fo=1, routed)           0.666     7.595    rx_clock_timer[12]_i_5_n_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.719 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.622     8.341    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.124     8.465 r  rx_clock_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     8.465    rx_clock_timer[2]
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[2]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.081    15.373    rx_clock_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_baudrate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  clk_baudrate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  clk_baudrate_reg/Q
                         net (fo=5, routed)           0.175     1.864    clk_baudrate_reg_n_0
    SLICE_X2Y97          LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     1.909    clk_baudrate_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  clk_baudrate_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.120     1.644    clk_baudrate_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rx_clock_timer_reg[11]/Q
                         net (fo=2, routed)           0.061     1.750    rx_clock_timer_reg_n_0_[11]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  rx_clock_timer_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.027    data0[11]
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.108     2.135 r  rx_clock_timer[11]_i_1/O
                         net (fo=1, routed)           0.000     2.135    rx_clock_timer[11]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     1.645    rx_clock_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.414ns (59.857%)  route 0.278ns (40.143%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y97          FDSE                                         r  rx_clock_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDSE (Prop_fdse_C_Q)         0.141     1.665 r  rx_clock_timer_reg[0]/Q
                         net (fo=3, routed)           0.111     1.777    rx_clock_timer_reg_n_0_[0]
    SLICE_X3Y96          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.944 r  rx_clock_timer_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.110    data0[3]
    SLICE_X2Y96          LUT2 (Prop_lut2_I0_O)        0.106     2.216 r  rx_clock_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.216    rx_clock_timer[3]
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.131     1.670    rx_clock_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.256ns (36.043%)  route 0.454ns (63.957%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  rx_clock_timer_reg[10]/Q
                         net (fo=2, routed)           0.229     1.918    rx_clock_timer_reg_n_0_[10]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.963 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.225     2.188    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.047     2.235 r  rx_clock_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.235    rx_clock_timer[4]
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[4]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.131     1.670    rx_clock_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.254ns (35.862%)  route 0.454ns (64.138%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  rx_clock_timer_reg[10]/Q
                         net (fo=2, routed)           0.229     1.918    rx_clock_timer_reg_n_0_[10]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.963 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.225     2.188    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.045     2.233 r  rx_clock_timer[2]_i_1/O
                         net (fo=1, routed)           0.000     2.233    rx_clock_timer[2]
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121     1.660    rx_clock_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.417ns (59.196%)  route 0.287ns (40.804%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rx_clock_timer_reg[11]/Q
                         net (fo=2, routed)           0.061     1.750    rx_clock_timer_reg_n_0_[11]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  rx_clock_timer_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.120    data0[12]
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.109     2.229 r  rx_clock_timer[12]_i_1/O
                         net (fo=1, routed)           0.000     2.229    rx_clock_timer[12]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.131     1.655    rx_clock_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.254ns (35.812%)  route 0.455ns (64.188%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  rx_clock_timer_reg[10]/Q
                         net (fo=2, routed)           0.229     1.918    rx_clock_timer_reg_n_0_[10]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.963 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.226     2.189    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.045     2.234 r  rx_clock_timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.234    rx_clock_timer[1]
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.120     1.659    rx_clock_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.386ns (55.301%)  route 0.312ns (44.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rx_clock_timer_reg[5]/Q
                         net (fo=2, routed)           0.114     1.803    rx_clock_timer_reg_n_0_[5]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  rx_clock_timer_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.198     2.115    data0[5]
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.107     2.222 r  rx_clock_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.222    rx_clock_timer[5]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     1.645    rx_clock_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.256ns (35.505%)  route 0.465ns (64.495%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  rx_clock_timer_reg[10]/Q
                         net (fo=2, routed)           0.229     1.918    rx_clock_timer_reg_n_0_[10]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.963 f  rx_clock_timer[12]_i_3/O
                         net (fo=13, routed)          0.236     2.198    rx_clock_timer[12]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.047     2.245 r  rx_clock_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     2.245    rx_clock_timer[9]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[9]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.131     1.655    rx_clock_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 rx_clock_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_clock_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.422ns (58.928%)  route 0.294ns (41.072%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  rx_clock_timer_reg[5]/Q
                         net (fo=2, routed)           0.114     1.803    rx_clock_timer_reg_n_0_[5]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.954 r  rx_clock_timer_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.180     2.133    data0[6]
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.107     2.240 r  rx_clock_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.240    rx_clock_timer[6]
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.121     1.645    rx_clock_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.595    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     clk_baudrate_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     rx_clock_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     rx_clock_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     rx_clock_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     rx_clock_timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     rx_clock_timer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     rx_clock_timer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     rx_clock_timer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     rx_clock_timer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     clk_baudrate_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     clk_baudrate_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     rx_clock_timer_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     rx_clock_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     clk_baudrate_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     clk_baudrate_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     rx_clock_timer_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     rx_clock_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     rx_clock_timer_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.311ns  (logic 5.055ns (44.690%)  route 6.256ns (55.310%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          6.256     7.746    debug_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    11.311 r  debug_OBUF_inst/O
                         net (fo=0)                   0.000    11.311    debug
    C17                                                               r  debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.117ns (59.801%)  route 2.768ns (40.199%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          LDCE                         0.000     0.000 r  LED_reg[7]/G
    SLICE_X1Y98          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.768     3.330    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     6.885 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.885    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 4.114ns (59.770%)  route 2.769ns (40.230%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          LDCE                         0.000     0.000 r  LED_reg[5]/G
    SLICE_X0Y98          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.769     3.331    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     6.883 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.883    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 4.117ns (60.170%)  route 2.725ns (39.830%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          LDCE                         0.000     0.000 r  LED_reg[6]/G
    SLICE_X1Y98          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.725     3.287    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     6.842 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.842    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 1.490ns (22.209%)  route 5.218ns (77.791%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.218     6.708    debug_OBUF
    SLICE_X2Y99          LDCE                                         r  rx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 1.490ns (22.402%)  route 5.160ns (77.598%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.160     6.650    debug_OBUF
    SLICE_X1Y101         LDCE                                         r  rx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 1.490ns (22.690%)  route 5.076ns (77.310%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.076     6.565    debug_OBUF
    SLICE_X0Y100         LDCE                                         r  rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.490ns (22.853%)  route 5.029ns (77.147%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          5.029     6.519    debug_OBUF
    SLICE_X3Y99          LDCE                                         r  rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            rx_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 1.490ns (23.385%)  route 4.881ns (76.615%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=10, routed)          4.881     6.370    debug_OBUF
    SLICE_X1Y100         LDCE                                         r  rx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 4.115ns (65.802%)  route 2.138ns (34.198%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  LED_reg[2]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.138     2.700    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.253 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.253    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_buffer_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          LDCE                         0.000     0.000 r  rx_buffer_reg[4]/G
    SLICE_X3Y99          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[4]/Q
                         net (fo=1, routed)           0.099     0.257    rx_buffer[4]
    SLICE_X1Y98          LDCE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  rx_buffer_reg[0]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.121     0.279    rx_buffer[0]
    SLICE_X0Y101         LDCE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.158ns (56.163%)  route 0.123ns (43.837%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         LDCE                         0.000     0.000 r  rx_buffer_reg[3]/G
    SLICE_X1Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.123     0.281    rx_buffer[3]
    SLICE_X0Y98          LDCE                                         r  LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  rx_buffer_reg[2]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rx_buffer_reg[2]/Q
                         net (fo=1, routed)           0.110     0.330    rx_buffer[2]
    SLICE_X0Y101         LDCE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.225ns (66.765%)  route 0.112ns (33.235%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          LDCE                         0.000     0.000 r  rx_buffer_reg[6]/G
    SLICE_X1Y99          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  rx_buffer_reg[6]/Q
                         net (fo=1, routed)           0.112     0.337    rx_buffer[6]
    SLICE_X1Y98          LDCE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            present_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.246ns (67.782%)  route 0.117ns (32.218%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  bit_index_reg[0]/Q
                         net (fo=12, routed)          0.117     0.265    bit_index[0]
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.098     0.363 r  present_state_i_1/O
                         net (fo=1, routed)           0.000     0.363    present_state_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  present_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.246ns (67.410%)  route 0.119ns (32.590%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE                         0.000     0.000 r  bit_index_reg[0]/C
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bit_index_reg[0]/Q
                         net (fo=12, routed)          0.119     0.267    bit_index[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I0_O)        0.098     0.365 r  bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    bit_index[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.158ns (33.224%)  route 0.318ns (66.776%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  rx_buffer_reg[5]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[5]/Q
                         net (fo=1, routed)           0.318     0.476    rx_buffer[5]
    SLICE_X0Y98          LDCE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.158ns (29.441%)  route 0.379ns (70.559%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         LDCE                         0.000     0.000 r  rx_buffer_reg[1]/G
    SLICE_X3Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rx_buffer_reg[1]/Q
                         net (fo=1, routed)           0.379     0.537    rx_buffer[1]
    SLICE_X0Y101         LDCE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.250ns (44.392%)  route 0.313ns (55.608%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE                         0.000     0.000 r  bit_index_reg[2]/C
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bit_index_reg[2]/Q
                         net (fo=11, routed)          0.209     0.357    bit_index[2]
    SLICE_X0Y100         LUT5 (Prop_lut5_I3_O)        0.102     0.459 r  bit_index[0]_i_1/O
                         net (fo=1, routed)           0.105     0.563    bit_index[0]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_baudrate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.642ns  (logic 1.602ns (43.979%)  route 2.040ns (56.021%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          2.040     3.518    rst_IBUF
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.642 r  clk_baudrate_i_1/O
                         net (fo=1, routed)           0.000     3.642    clk_baudrate_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  clk_baudrate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  clk_baudrate_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.478ns (43.813%)  route 1.895ns (56.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.895     3.372    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.606     5.029    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.041ns  (logic 1.478ns (48.594%)  route 1.563ns (51.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.563     3.041    rst_IBUF
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.605     5.028    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.245ns (26.403%)  route 0.684ns (73.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.684     0.930    rst_IBUF
    SLICE_X1Y97          FDSE                                         r  rx_clock_timer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X1Y97          FDSE                                         r  rx_clock_timer_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.795%)  route 0.706ns (74.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.706     0.952    rst_IBUF
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.795%)  route 0.706ns (74.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.706     0.952    rst_IBUF
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.795%)  route 0.706ns (74.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.706     0.952    rst_IBUF
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.245ns (25.795%)  route 0.706ns (74.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.706     0.952    rst_IBUF
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  rx_clock_timer_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.245ns (22.106%)  route 0.865ns (77.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.865     1.110    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.245ns (22.106%)  route 0.865ns (77.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.865     1.110    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.245ns (22.106%)  route 0.865ns (77.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.865     1.110    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.245ns (22.106%)  route 0.865ns (77.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.865     1.110    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_clock_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.245ns (22.106%)  route 0.865ns (77.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.865     1.110    rst_IBUF
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  rx_clock_timer_reg[6]/C





