<root><simulation><result_generated_time />2023-05-17 20:17:19<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />11829248<total_data_size_element />{'W': 32768, 'I': 92416, 'O': 46208}<total_data_reuse />{'W': 361, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('C', 4), ('OX', 19), ('OY', 19)], [('C', 2), ('C', 4), ('K', 8)], []]<I />[[('K', 2), ('C', 4)], [('OX', 19), ('OY', 19), ('C', 2), ('C', 4), ('K', 8)], []]<O />[[('K', 2), ('C', 4)], [('OX', 19), ('OY', 19), ('C', 2), ('C', 4), ('K', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 361, 1, 1], 'I': [8.0, 2.0, 8.0, 1.0], 'O': [8.0, 4, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 262144, 262144], 'I': [32, 739328, 739328], 'O': [16, 369664, 369664], 'O_partial': [16, 369664, 0], 'O_final': [0, 0, 369664]}<actual_mem_utilization_individual />{'W': [0.12, 0.03, 0.0], 'I': [0.06, 0.09, 0.0], 'O': [0.03, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.16, 0.0], 'I': [0.06, 0.16, 0.0], 'O': [0.03, 0.16, 0.0]}<effective_mem_size_bit />{'W': [64, 131072, 262144], 'I': [8, 739328, 739328], 'O': [16, 46208, 369664], 'O_partial': [16, 46208, 0], 'O_final': [0, 0, 369664]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[11829248, 32768], [32768, 32768], [32768, 0]]<I />[[739328, 739328], [739328, 92416], [92416, 0]]<O />[[(1432448, 1478656), (369664, 323456)], [(323456, 369664), (46208, 0)], [(0, 46208), (0, 0)]]<O_partial />[[(1432448, 1478656), (369664, 323456)], [(323456, 369664), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (46208, 0)], [(0, 46208), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1478656, 4096], [2048, 2048], [128, 0]]<I />[[92416, 92416], [46208, 5776], [361, 0]]<O />[[(179056, 184832), (46208, 40432)], [(20216, 23104), (2888, 0)], [(0, 180), (0, 0)]]<O_partial />[([179056, 184832], [46208, 40432]), ([20216, 23104], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2888, 0]), ([0, 180], [0, 0])]</mem_access_count_word><mac_count><active />11829248<idle />0</mac_count></basic_info><energy><total_energy />25862945.3<mem_energy_breakdown><W />[498.4, 101.5, 170.5]<I />[64.7, 1350.3, 480.8]<O />[157.8, 1144.7, 240.4]</mem_energy_breakdown><MAC_energy><active_MAC />25858736.1<idle_MAC />0.0<total />25858736.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9594<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9594<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />192658<latency_cycle_without_data_loading />184832<ideal_computing_cycle />184832<data_loading><load_cycle_total />7826<load_cycle_individual />{'W': [32, 2048, 0], 'I': [2, 5776, 0]}<load_cycle_combined />{'W': 2048, 'I': 5776}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-184831], [-181881, -179928], [-184832, -184832]], 'I': [[-184831], [-184824, -138618], [-184832, -184832]], 'O': [[-184832], [-184832, -161728], [-181944, -184652]]}<mem_stall_cycle_shared />{'W': [[-184831], [-181881, 0], [0, 0]], 'I': [[-184831], [-184824, 0], [0, 0]], 'O': [[-184832], [-184832, -161728], [-181944, -184652]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 262144, 262144], 'I': [32, 739328, 739328], 'O': [16, 369664, 369664], 'O_partial': [16, 369664, 0], 'O_final': [0, 0, 369664]}<data_size_each_level_total />{'W': [4096, 262144, 262144], 'I': [256, 739328, 739328], 'O': [128, 369664, 369664]}<loop_cycles_each_level />{'W': [2888, 184832, 184832], 'I': [8, 184832, 184832], 'O': [8, 184832, 184832]}<top_ir_loop_size />{'W': [361, 1, 1], 'I': [1, 8, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.4, 1.4], [1.4, 1.4]], 'I': [[8.0, 4.0], [32.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 2.0], [16.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 1.4], [1.4, 1.4]], 'I': [[8.0, 4.0], [32.0, 32.0], [32.0, 4.0]], 'O': [[8.0, 8.0], [64.0, 2.0], [2.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.4, 1.4], [1.4, 0]], 'I': [[8.0, 4.0], [32.0, 4.0], [4.0, 0]], 'O': [[8.0, 2.0], [16.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [51.4, 21.4], [5.4, 2.0]], 'I': [[8.0, 4.0], [51.4, 21.4], [5.4, 2.0]], 'O': [[8.0, 2.0], [51.4, 21.4], [5.4, 2.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 184832], [2888, 2888, 64], [184832, 184832, 1]], 'I': [[1, 1, 184832], [8, 8, 23104], [184832, 184832, 1]], 'O': [[1, 1, 184832], [8, 8, 23104], [184832, 184832, 1]]}<trans_time_real />{'W': [[0, 1, 184832], [[1, 2888, 64], [32, 2888, 64]], [[2048, 184832, 1], [128, 184832, 1]]], 'I': [[0, 1, 184832], [[0, 8, 23104], [2, 8, 23104]], [[5776, 184832, 1], [361, 184832, 1]]], 'O': [[0, 1, 184832], [[0, 8, 23104], [1, 8, 23104]], [[2888, 184832, 1], [180, 184832, 1]]]}<single_stall_cycle />{'W': [[-1], [-2887, -2856], [-182784, -184704]], 'I': [[-1], [-8, -6], [-179056, -184471]], 'O': [[-1], [-8, -7], [-181944, -184652]]}<single_stall_count />{'W': [184831, 63, 0], 'I': [184831, 23103, 0], 'O': [184832, 23104, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2888, 0]}, 1: {'W': [2016, 0], 'I': [46206, 0], 'O': [23104, 2888]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-184832, -184832], [-181944, -184832]], 1: [[-113506, -184832], [-161728, -181944]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>