# vsim -c sim_risc16ba -l sim_risc16ba.log -wlf sim_risc16ba.wlf -do "add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem; run -all" 
# Start time: 01:27:59 on Feb 27,2021
# Loading sv_std.std
# Loading work.sim_risc16ba
# Loading work.risc16ba
# Loading work.reg_file
# Loading work.alu16
# add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem
# (vsim-4077) Logging very large object: /sim_risc16ba/mem
#  run -all
# ==== clock: 147459 ====
#  if_pc:0018 if_ir:1100011111111110
#  rf_pc:0016 rf_ir:1000000011110000 rf_treg1:0000 rf_treg2:0000 rf_immediate:fff0
#  ex_ir:0010001000000001 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0018 idin:xxxx ioe:1
#  alu_ain:0016 alu_bin:fff0 alu_op:0100 reg_file_we:1 if_pc_we:1 led:000000
#  regs: 0000 c000 ffff 0063 009c 0000 0000 0000
#  mem[c000-c007]: 5d 5d 5d 62 60 66 65 65
#  mem[c008-c00f]: 66 60 59 54 56 5a 68 84
#  mem[c010-c017]: a0 a1 98 97 93 95 94 93
#  mem[c018-c01f]: 92 97 8f 8a 8b 85 81 80
#  mem[c020-c027]: 7a 7e 7a 7e 7c 7d 7f 78
#  mem[c028-c02f]: 7e 7a 7d 7a 78 7d 79 7a
#  mem[c030-c037]: 7a 79 79 7a 78 7c 7c 7d
# 
# ** Note: $finish    : src/sim_risc16ba_s.sv(67)
#    Time: 5898400 ns  Iteration: 0  Instance: /sim_risc16ba
# End time: 01:28:03 on Feb 27,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
