set synth_verilog "gcd_nangate45.v"
set design "gcd"
set sdc_file "gcd.sdc"
set init_floorplan_cmd "initialize_floorplan -site $site \
    -die_area {0 0 100.13 100.8} \
    -core_area {10.07 11.2 90.25 91} \
    -tracks $tracks_file"

# Local Variables:
# mode:tcl
# End:
