Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 18:53:58 2024
| Host         : DESKTOP-OCH9RL1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7k325t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   682 |
|    Minimum number of control sets                        |   682 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1965 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   682 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |   135 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |   148 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |    11 |
| >= 16              |   306 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             392 |          120 |
| No           | No                    | Yes                    |            1101 |          473 |
| No           | Yes                   | No                     |            1289 |          416 |
| Yes          | No                    | No                     |            2894 |         1477 |
| Yes          | No                    | Yes                    |            5804 |         2008 |
| Yes          | Yes                   | No                     |            5235 |         1773 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                       Clock Signal                                                                                       |                                                                                                                                 Enable Signal                                                                                                                                 |                                                                                                                    Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_0                                        |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_2                                        |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_lsu                                                |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg_0                                         |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/part_remd_ena                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_itcm                                                    |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/u1_clk_div/erst                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/hfclkrst                                                                                                                                     |                1 |              2 |         2.00 |
| ~design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
| ~design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_lsu                                                |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clkout1_buf_0                                     |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]_0                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg_1                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg_0                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_7                                        |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_dtcm                                                    |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[14].u_ib_row/data_cnt[3]_i_1__24_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[13].u_ib_row/data_cnt[3]_i_1__23_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[12].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_0                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[12].u_ib_row/data_cnt[3]_i_1__22_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                     |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[8].u_ib_row/read_ptr0                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/al_reg_1[0]                                                                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/al_reg_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[0]_1[0]                                                                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/pointer_out[3]_i_1__2_n_0                                                                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/E[0]                                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/pointer_in[3]_i_1__2_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/uart2_apb_icb_cmd_ready                                                                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_4                                                   |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/E[0]                                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/pointer_out[3]_i_1__0_n_0                                                                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]_0                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[18].u_ib_row/data_cnt[3]_i_1__28_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[13].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/E[0]                                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/uart2_apb_icb_cmd_ready                                                                                                                         |                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/uart1_apb_icb_cmd_ready                                                                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[7]_i_1_n_0                                                                              |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/uart1_apb_icb_cmd_ready                                                                                                                         |                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_9                                                    |                3 |              4 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/setup_d_i_1_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[9].u_ib_row/read_ptr0_0                                                                                                                                               | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[9].u_ib_row/data_cnt[3]_i_1__19_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibv/genblk1[0].u_ib_row/read_ptr0                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibv/genblk1[0].u_ib_row/data_cnt[3]_i_1__36_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[10].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[10].u_ib_row/data_cnt[3]_i_1__20_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[0].u_ib_row/data_cnt[3]_i_1__10_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_fmt_endian                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/pointer_out[3]_i_1_n_0                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[11].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[11].u_ib_row/data_cnt[3]_i_1__21_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[20].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[20].u_ib_row/data_cnt[3]_i_1__30_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[1].u_ib_row/data_cnt[3]_i_1__11_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[19].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/E[0]                                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[19].u_ib_row/data_cnt[3]_i_1__29_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[18].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_30[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[21].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[21].u_ib_row/data_cnt[3]_i_1__31_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_acc_reg/postvalid/dout_reg[0]_0                                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_acc_reg/postvalid/s00_axi_aresetn_0                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_acc_reg/postvalid/SR[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]_2[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[17].u_ib_row/data_cnt[3]_i_1__27_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[16].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[16].u_ib_row/data_cnt[3]_i_1__26_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[15].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[15].u_ib_row/data_cnt[3]_i_1__25_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_0[0]                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[17].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[5].u_ib_row/data_cnt[3]_i_1__15_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[5].u_ib_row/read_ptr0                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[4].u_ib_row/read_ptr0                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[4].u_ib_row/data_cnt[3]_i_1__14_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[3]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[3].u_ib_row/data_cnt[3]_i_1__13_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[2].u_ib_row/data_cnt[3]_i_1__12_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[25].u_ib_row/data_cnt[3]_i_1__35_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[24].u_ib_row/data_cnt[3]_i_1__34_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[23].u_ib_row/data_cnt[3]_i_1__33_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[22].u_ib_row/data_cnt[3]_i_1__32_n_0                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[8].u_ib_row/data_cnt[3]_i_1__18_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[7].u_ib_row/read_ptr0                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[7].u_ib_row/data_cnt[3]_i_1__17_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[6].u_ib_row/read_ptr0                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[3]_0[0]                                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[6].u_ib_row/data_cnt[3]_i_1__16_n_0                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_1[0]                                                                                      | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk1[14].u_ib_row/read_ptr0                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[1]_0                                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[8].u_ib_row/data_cnt[4]_i_1__8_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/E[0]                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/E[0]                                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/data_cnt[4]_i_1__7_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/E[0]                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[6].u_ib_row/data_cnt[4]_i_1__6_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__10[0]                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[5].u_ib_row/E[0]                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[5].u_ib_row/data_cnt[4]_i_1__5_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[4].u_ib_row/E[0]                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[4].u_ib_row/data_cnt[4]_i_1__4_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_12[0]                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_1[0]                                                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[3].u_ib_row/E[0]                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                4 |              5 |         1.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_swrst_reg_0[0]                                                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[3].u_ib_row/data_cnt[4]_i_1__3_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/E[0]                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/data_cnt[4]_i_1__2_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_43                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_2[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |                2 |              5 |         2.50 |
| ~design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/irReg[4]_i_1_n_0                                                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/E[0]                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[0].u_ib_row/state_reg_0[0]                                                                                                                                              | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[0].u_ib_row/data_cnt[4]_i_1__0_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_i/E[0]                                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___365__1_n_0                                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ob/genblk1[8].u_ob_row/data_cnt_reg[-1]_0                                                                                                                                           | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_acc_reg/postvalid/SR[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_17                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_0                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[53]_0                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_tx_i/E[0]                                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/tx_fifo_clr_q_reg[0]                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_0                                                      |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/write_ptr0                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/data_cnt[4]_i_1__10_n_0                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_swrst_reg_0[0]                                                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/rx_fifo_clr_q_reg[0]                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt[4]_i_1__1_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_lsu                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set                                                                          |                                                                                                                                                                                                                                                       |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[9].u_ib_row/data_cnt[4]_i_1__9_n_0                                                                                                                                      | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/exec_cnt_ena                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_controller/u_out_done_gen/enable                                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[5]_0[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk1_sync_r_reg[1]                                          |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1                                                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdivby1_dfflrs/qout_r_reg[0]_0[0]                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]_0                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_biu                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/E[0]                                                                 |                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                   |                                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                                                    |                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_itcm                                                    |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_5[0]                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/E[0]                                                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_controller/u_cal_done_gen/enable                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_controller/u_cal_done_gen/enable                                                                                                                                                  | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_1[0]                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/E[0]                                                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[4]_i_6__7_0[0]                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_biu                                                |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[11][7]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[4][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[14][7]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[5][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[9][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_6[0]                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[3][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_10[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/sampleData                                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_5[0]                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_33[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_34[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/u_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                     |                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[51]_3[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/E[0]                                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                     |                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/E[0] |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_24[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                              | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/E[0]                                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                              | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                  |                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_4                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_5                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_6                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/regs_q_reg[31]                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/E[0]                                                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                                                                             |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                               | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_6                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/E[0]                                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_5_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_in_stage/E[0]                                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/CLK_BUFG                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_in_stage/E[0]                                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[13][7]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[12][7]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer                                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/FSM_sequential_state_reg[2]_1[0]                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_axiregs/spi_clk_div_valid_reg_0[0]                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/scnt[7]_i_1_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[2][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[7][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[0][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[1][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[8][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_59                                                   |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_12                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_10                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_15                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_0                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_2                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_1                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/regs_q_reg[31]_8                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/regs_q_reg[31]                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                              | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[10][7]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_fifo_i/buffer[6][7]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[1][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[2][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[12][8]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[6][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[0][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[4][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[14][8]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[10][8]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[2][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1                                                                                                                                     |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/u1_clk_div/erst                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_2[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_4[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_0[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                6 |              9 |         1.50 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_3[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_0[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                6 |              9 |         1.50 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_4[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_2[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                7 |              9 |         1.29 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_5[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_4[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[2]_1[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]_1[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_3[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[1]_1[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_1[0]                                                                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_0[0]                                                                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                6 |              9 |         1.50 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/unlocked_reg_2[0]                                                                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/state_reg[0]                                                                                                                                                | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[3][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer                                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[0][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[10][8]_i_1__1_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[11][8]_i_1__1_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[12][8]_i_1__1_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[13][8]_i_1__1_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[14][8]_i_1__1_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[4][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[9][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[8][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[1][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[5][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[7][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_fifo_i/buffer[6][8]_i_1__1_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[8][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[11][8]_i_1__0_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[2][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[6][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[9][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[5][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |              9 |         1.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[1][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[13][8]_i_1__0_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[0][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[14][8]_i_1__0_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer                                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[12][8]_i_1__0_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[4][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[10][8]_i_1__0_n_0                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[7][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_fifo_i/buffer[3][8]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer                                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[7][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[3][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[9][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |              9 |         1.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[13][8]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[11][8]_i_1_n_0                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[5][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_fifo_i/buffer[8][8]_i_1_n_0                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/state_reg_0                                                                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk2[2].delay_cnt[2][0]_i_1_n_0                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_1                                                               |                2 |             10 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_aw_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]_1                                                        |                2 |             10 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                6 |             10 |         1.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_3                                                      |                2 |             10 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_ar_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_1                                                      |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/dcnt                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_29[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/dcnt                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_17[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/reg_data                                                                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/uart_rx_i/reg_data                                                                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_data                                                                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1][0]                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/data_cnt_reg[0]_0                                                                                                                                          | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/postvalid/dout_reg[0]_1                                                                                                                                                            | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     |                                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_1                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_2                                                            |                                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_pol_2                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[0]_2                                                                             |                                                                                                                                                                                                                                                       |               10 |             14 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                       |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_5                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_4                                                  |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/counter_tx_valid                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_5[1]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_clkgen/counter_next                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_4[0]                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_5_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_prescaler/event_o_reg_0[0]                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/event_o_reg_0[0]                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/run                                                                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_2[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[1]_0[0]                                                                         |                                                                                                                                                                                                                                                       |               12 |             16 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/p_1_in                                                                                     |                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/counter[0]_i_1__0_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_rep_7[0]                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/FSM_sequential_state_reg[0][0]                                                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_clkgen/FSM_sequential_rx_CS_reg[1]                                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/counter[0]_i_1__4_n_0                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/counter_tx_valid                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi2/u_spictrl/u_txreg/FSM_sequential_state_reg[2]_3[0]                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/CLK_BUFG                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_prescaler/event_o_reg_0[0]                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_1[0]                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_6                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_prescaler/event_o_reg_0[0]                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/u_e203_ifetch_rsp_bypbuf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[0]_i_1__69[0]                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       |                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb2mem_dfflr/E[0]                                                                                                                    |                                                                                                                                                                                                                                                       |               14 |             16 |         1.14 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_35[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_5                                                                          |                                                                                                                                                                                                                                                       |                9 |             17 |         1.89 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/icb_wr_en_pllcfg                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             18 |         1.64 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_31[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             18 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_35[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             18 |         3.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_36[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             18 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_2[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                3 |             18 |         6.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_28[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             18 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_3[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             18 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_18[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             18 |         3.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_46[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             18 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_54[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             18 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_52[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             18 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]_0                                                                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[22]_i_1_n_0                                                                               |               13 |             18 |         1.38 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_37[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             18 |         1.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_39[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             18 |         2.25 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_41[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             18 |         3.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/r_timer0_ch0_lut[15]_i_2_0[0]                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             18 |         2.57 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_40[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             18 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_49[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             18 |         3.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |               11 |             18 |         1.64 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1__0_n_0                                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             19 |         2.71 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_50[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             19 |         3.17 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]_0[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             19 |         3.17 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_5_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             19 |         1.90 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_6                                        |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             19 |         1.73 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_55[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             19 |         3.17 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_38[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             19 |         3.17 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_33[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             19 |         3.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_53[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             19 |         3.17 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/CLK_BUFG                                                    |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             19 |         1.73 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             19 |         1.36 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_44[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             19 |         2.71 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_51[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             19 |         2.71 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_43[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             19 |         2.38 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_50[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             19 |         3.17 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_32[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             19 |         3.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_1[0]                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             19 |         2.11 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_2[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             19 |         2.71 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0                                                                                                      | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             19 |         2.71 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_51[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                4 |             19 |         4.75 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_48[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             19 |         3.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_51                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               11 |             19 |         1.73 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_45[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             19 |         3.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_0                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[31]_i_1_n_0                                                   |                4 |             20 |         5.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[50]_3[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             20 |         1.82 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[31]_i_1_n_0                                                   |                5 |             20 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/corerst                                                                                                                                      |                3 |             20 |         6.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_44[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             21 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_34[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             21 |         4.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               11 |             21 |         1.91 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_49[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             21 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_42[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             21 |         2.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[6]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               12 |             24 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[1]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[3]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[5]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[4]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[7]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             24 |         4.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[0]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             24 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_19[2]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                       |               24 |             24 |         1.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[3]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             24 |         3.43 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[1]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             24 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[7]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                5 |             24 |         4.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[4]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             24 |         2.40 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[5]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[2]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             24 |         2.40 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             24 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_23[6]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             24 |         2.67 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/zerocmp_reg[0]                                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_controller/s00_axi_aresetn_0                                                                                                                              |               16 |             26 |         1.62 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[3]_5[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |               10 |             26 |         2.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_27[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             28 |         2.55 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_16[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             28 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/a_source_reg[0][0]                                                                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             28 |         3.11 |
|  design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                  |                7 |             30 |         4.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_4[0]                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             30 |         2.14 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/full_reg[0]                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             30 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__10_1[0]                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               14 |             31 |         2.21 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_2[0]                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             31 |         2.82 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_15[0]                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               11 |             31 |         2.82 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/E[0]                                                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               14 |             31 |         2.21 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/T_1935                                                                                                                                      | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             31 |         4.43 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]_3[0]                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             31 |         2.82 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[13]_40[0]                                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/minstret_ena                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_1[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/AR[0]                                                                                                                         |               11 |             32 |         2.91 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_21[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/minstret_dfflr/minstreth_ena                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/qout_r_reg[1]_0[0]                                                                                                                              | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_19[0]                                                                                         |                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4][0]                                                                                            |                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_2[0]                                                                                          |                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_15[0]                                                                                         |                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_1[0]                                                                                          |                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_10[0]                                                                                         |                                                                                                                                                                                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_17[0]                                                                                         |                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_3[0]                                                                                          |                                                                                                                                                                                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_1[0]                                                                                          |                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_12[0]                                                                                         |                                                                                                                                                                                                                                                       |               25 |             32 |         1.28 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2]_0[0]                                                                                          |                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_0[0]                                                                                          |                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_16[0]                                                                                         |                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_15[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3][0]                                                                                            |                                                                                                                                                                                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_11[0]                                                                                         |                                                                                                                                                                                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_valid_dfflr/rcv_data_buf_valid                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_47[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_26[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi1_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_spi2_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/E[0]                                                                                                                                                                       | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_0[0]                                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_5[0]                                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_1[0]                                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_2[0]                                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_6[0]                                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[38]_4[0]                                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/E[0]                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[1]_0[0]                                                                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_29[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_lsu                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_46[0]                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_22[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[9].u_entry/dout[31]_i_1__1_n_0                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_15[0]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_14[0]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_13[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_28[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_16[0]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_26[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[8].u_entry/dout[31]_i_1__0_n_0                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[7].u_entry/dout[31]_i_1__19_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[6].u_entry/dout[31]_i_1__15_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_18[0]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_vld_set                                                                                                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_25[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_17[0]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_20[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1_13[0]                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                            | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_6[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_13[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_8[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_25[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/E[0]                                                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                                                       |               23 |             32 |         1.39 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_2[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_9[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep_19[0]                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_12[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_5[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_3[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_11[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_0[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_4[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/apb_enable_dfflr/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                       |               29 |             32 |         1.10 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_15[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_14[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_56[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_10[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_14[0]                                                                                                                                                |                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_18[0]                                                                                         |                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_1[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[6]_7[0]                                                                                                                                                 |                                                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__19_0[0]                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_3__10_0[0]                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[11]_i_3__10_0[0]                                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/maddr_acc_ena                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/mcycle_ena                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcycle_dfflr/mcycleh_ena                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/lbuf_cnt_dfflr/E[0]                                                                                                                                            | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_1[0]                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[1].u_entry/wen                                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]_0[0]                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_14[0]                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_13[0]                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]_0[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_6[0]                                                                                          |                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_3[0]                                                                                          |                                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_13[0]                                                                                         |                                                                                                                                                                                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2][0]                                                                                            |                                                                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_14[0]                                                                                         |                                                                                                                                                                                                                                                       |               23 |             32 |         1.39 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_5[0]                                                                                          |                                                                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_7[0]                                                                                          |                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[13].u_entry/dout[31]_i_1__23_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[14].u_entry/dout[31]_i_1__24_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[15].u_entry/dout[31]_i_1__25_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout[31]_i_1__12_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[17].u_entry/dout[31]_i_1__8_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[18].u_entry/dout[31]_i_1__13_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[19].u_entry/dout[31]_i_1__9_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[20].u_entry/dout[31]_i_1__16_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[21].u_entry/dout[31]_i_1__20_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[22].u_entry/dout[31]_i_1__17_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[23].u_entry/dout[31]_i_1__21_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[24].u_entry/dout[31]_i_1__4_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[25].u_entry/dout[31]_i_1__5_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[2].u_entry/dout[31]_i_1__11_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[3].u_entry/dout[31]_i_1__7_n_0                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[4].u_entry/dout[31]_i_1__14_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[5].u_entry/dout[31]_i_1__18_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_4[0]                                                                                          |                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_2[0]                                                                                          |                                                                                                                                                                                                                                                       |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[0].u_entry/dout[31]_i_1__10_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[10].u_entry/dout[31]_i_1__2_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[11].u_entry/dout[31]_i_1__3_n_0                                                                                                                    | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[12].u_entry/dout[31]_i_1__22_n_0                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[4]_0[0]                                                                                          |                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_9[0]                                                                                          |                                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[2]_1[0]                                                                                          |                                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_5[0]                                                                                          |                                                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_8[0]                                                                                          |                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].rdwen_dfflrs/qout_r_reg[3]_4[0]                                                                                          |                                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             33 |         4.12 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/s_do_update                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                       |                8 |             33 |         4.12 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_biu                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set_0                                                                        |                                                                                                                                                                                                                                                       |               13 |             33 |         2.54 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                               |                                                                                                                                                                                                                                                       |               10 |             33 |         3.30 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_rdata_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                        |                                                                                                                                                                                                                                                       |               14 |             33 |         2.36 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/exec_cnt_dfflr/qout_r_reg[0]_1[0]                                                                                   |                                                                                                                                                                                                                                                       |               25 |             33 |         1.32 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/E[0]                                                                                             |                                                                                                                                                                                                                                                       |               15 |             33 |         2.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                      |                                                                                                                                                                                                                                                       |               10 |             33 |         3.30 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                             |                                                                                                                                                                                                                                                       |                9 |             33 |         3.67 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0]_12[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               16 |             33 |         2.06 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_5_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/s_do_update                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               13 |             33 |         2.54 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/CLK_BUFG                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/s_do_update                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               14 |             33 |         2.36 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               22 |             33 |         1.50 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                       |                8 |             33 |         4.12 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                       |                7 |             33 |         4.71 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_45[0]                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               20 |             33 |         1.65 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/E[0]                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             33 |         2.36 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_6                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/s_do_update                                                                                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             33 |         3.30 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_biu                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_3[0]                                                   |                                                                                                                                                                                                                                                       |               11 |             33 |         3.00 |
|  design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/E[0]                                                                                                                                      | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                  |                5 |             34 |         6.80 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_4[0]                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_reset_ctrl/master_gen.rst_sync_r_reg[1]_0                                                                                                        |               10 |             34 |         3.40 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                                                      | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               10 |             34 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                       |                9 |             36 |         4.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.wptr_vec_0_dfflrs/dp_gt0.fifo_rf_en_0                                                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.wptr_vec_0_dfflrs/qout_r_reg[0]_0                                                            |                6 |             36 |         6.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/dp_gt0.fifo_rf_en_1                                                                         | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_expl_axi_icb2axi/u_sirv_gnrl_axi_buffer/o_axi_wdata_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/qout_r_reg[0]_0                                                     |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_biu                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set_0                                                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]_0                                   |               14 |             37 |         2.64 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/E[0]                                                                                                            |                                                                                                                                                                                                                                                       |               19 |             37 |         1.95 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_67[0]                                                                                                    |                                                                                                                                                                                                                                                       |               16 |             37 |         2.31 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_lsu                                                | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/dp_gt_0.vld_set                                                                          | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_6                                                  |               20 |             38 |         1.90 |
|  design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                     | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                  |                8 |             41 |         5.12 |
|  design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_0                                                                                                                                                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/jtag_reset                                                                                                                  |                7 |             41 |         5.86 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]_0[0]                                                                                                                                                           | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |                9 |             41 |         4.56 |
|  design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg                                                                                                                                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg0                                                                                                                                           |               13 |             41 |         3.15 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/maybe_full_reg                                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]_0                                                                                                                                        |               16 |             42 |         2.62 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/buf_nrdy_dfflr/E[0]                                                                                                                                                 | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               21 |             48 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG                                                                                                                                  | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/E[0]                                                                                                                                                                             | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/ResetCatchAndSync_1_1/reset_n_catch_reg/reg_0/crossing_reset                                                                                                       |                9 |             48 |         5.33 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_dtcm                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/E[0]                                                                                       |                                                                                                                                                                                                                                                       |               31 |             51 |         1.65 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_itcm                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_8[0]                                                                                                    |                                                                                                                                                                                                                                                       |               25 |             55 |         2.20 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                             |                                                                                                                                                                                                                                                       |               23 |             65 |         2.83 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                      |                                                                                                                                                                                                                                                       |               29 |             65 |         2.24 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/state_reg_0                                                                                                                                                                   | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ibh/genblk2[1].delay_cnt[1][4]_i_1_n_0                                                                                                                    |               23 |             66 |         2.87 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.wptr_vec_31_dfflr/E[0]                                                                                        |                                                                                                                                                                                                                                                       |               28 |             69 |         2.46 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.wptr_vec_0_dfflrs/E[0]                                                                                               |                                                                                                                                                                                                                                                       |               26 |             69 |         2.65 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/E[0]                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               31 |             95 |         3.06 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_6                                        | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/E[0]                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               32 |             95 |         2.97 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_5_BUFG                                   | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim2/u_counter/E[0]                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               26 |             95 |         3.65 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/CLK_BUFG                                                    | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_counter/E[0]                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |               30 |             95 |         3.17 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               33 |            137 |         4.15 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_controller/ctrl_ob_data_in                                                                                                                                                        | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               39 |            147 |         3.77 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               67 |            222 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/postvalid/pre_fire                                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |              117 |            256 |         2.19 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_im2col/u_im2col/postvalid/pre_fire_0                                                                                                                                                               | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               76 |            256 |         3.37 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_acc_reg/postvalid/E[0]                                                                                                                                                                                 | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               93 |            256 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_controller/wen0                                                                                                                                                                     | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |               97 |            256 |         2.64 |
|  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG                                   |                                                                                                                                                                                                                                                                               | design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0]                                                                                                                        |              285 |            665 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___365_n_0                                                                                                                                                                           | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |              156 |            832 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       |                                                                                                                                                                                                                                                                               | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |              385 |           1241 |         3.22 |
|  design_1_i/clk_wiz_0/inst/clk_200                                                                                                                                                       | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___366_n_0                                                                                                                                                                           | design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[24].u_entry/SR[0]                                                                                                           |              580 |           1395 |         2.41 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


