02:48:36 INFO  : Registering command handlers for SDK TCF services
02:48:38 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
02:48:44 INFO  : XSCT server has started successfully.
02:48:44 INFO  : Successfully done setting XSCT server connection channel  
02:48:44 INFO  : Successfully done setting SDK workspace  
02:48:44 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
02:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:53:56 INFO  : 'jtag frequency' command is executed.
02:53:56 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:53:59 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:53:59 INFO  : Context for 'APU' is selected.
02:53:59 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:53:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:59 INFO  : Context for 'APU' is selected.
02:53:59 INFO  : 'stop' command is executed.
02:54:01 INFO  : 'ps7_init' command is executed.
02:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:04 ERROR : Memory write error at 0x100000. AP transaction timeout
02:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
----------------End of Script----------------

02:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:54:30 INFO  : 'jtag frequency' command is executed.
02:54:30 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:54:30 INFO  : Context for 'APU' is selected.
02:54:30 ERROR : AP transaction error, DAP status f0000021
02:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

02:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:55:07 INFO  : 'jtag frequency' command is executed.
02:55:07 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:55:07 INFO  : Context for 'APU' is selected.
02:55:07 INFO  : System reset is completed.
02:55:10 INFO  : 'after 3000' command is executed.
02:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:55:13 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:55:13 INFO  : Context for 'APU' is selected.
02:55:13 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:13 INFO  : Context for 'APU' is selected.
02:55:13 INFO  : 'ps7_init' command is executed.
02:55:13 INFO  : 'ps7_post_config' command is executed.
02:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:14 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:14 INFO  : 'con' command is executed.
02:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:55:14 INFO  : Disconnected from the channel tcfchan#1.
03:02:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:02:15 INFO  : 'jtag frequency' command is executed.
03:02:15 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:02:16 INFO  : Context for 'APU' is selected.
03:02:16 INFO  : System reset is completed.
03:02:19 INFO  : 'after 3000' command is executed.
03:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:02:21 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:02:21 INFO  : Context for 'APU' is selected.
03:02:23 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:02:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:23 INFO  : Context for 'APU' is selected.
03:02:24 INFO  : 'ps7_init' command is executed.
03:02:24 INFO  : 'ps7_post_config' command is executed.
03:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:24 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:24 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:24 INFO  : 'con' command is executed.
03:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:02:24 INFO  : Disconnected from the channel tcfchan#2.
03:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:03:01 INFO  : 'jtag frequency' command is executed.
03:03:01 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:01 INFO  : Context for 'APU' is selected.
03:03:01 INFO  : System reset is completed.
03:03:04 INFO  : 'after 3000' command is executed.
03:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:03:06 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:03:06 INFO  : Context for 'APU' is selected.
03:03:09 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:09 INFO  : Context for 'APU' is selected.
03:03:09 INFO  : 'ps7_init' command is executed.
03:03:09 INFO  : 'ps7_post_config' command is executed.
03:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:09 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:09 INFO  : 'con' command is executed.
03:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:03:09 INFO  : Disconnected from the channel tcfchan#3.
03:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:03:37 INFO  : 'jtag frequency' command is executed.
03:03:37 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:37 INFO  : Context for 'APU' is selected.
03:03:37 INFO  : System reset is completed.
03:03:40 INFO  : 'after 3000' command is executed.
03:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:03:43 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:03:43 INFO  : Context for 'APU' is selected.
03:03:45 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:45 INFO  : Context for 'APU' is selected.
03:03:45 INFO  : 'ps7_init' command is executed.
03:03:45 INFO  : 'ps7_post_config' command is executed.
03:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:45 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:45 INFO  : 'con' command is executed.
03:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:03:45 INFO  : Disconnected from the channel tcfchan#4.
03:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:06:52 INFO  : 'jtag frequency' command is executed.
03:06:52 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:06:52 INFO  : Context for 'APU' is selected.
03:06:52 INFO  : System reset is completed.
03:06:55 INFO  : 'after 3000' command is executed.
03:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:06:57 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:06:57 INFO  : Context for 'APU' is selected.
03:06:59 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:06:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:59 INFO  : Context for 'APU' is selected.
03:07:00 INFO  : 'ps7_init' command is executed.
03:07:00 INFO  : 'ps7_post_config' command is executed.
03:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:00 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:07:00 INFO  : 'configparams force-mem-access 0' command is executed.
03:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:00 INFO  : 'con' command is executed.
03:07:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:07:00 INFO  : Disconnected from the channel tcfchan#5.
03:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:13:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:13:30 INFO  : 'jtag frequency' command is executed.
03:13:30 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:13:30 INFO  : Context for 'APU' is selected.
03:13:30 INFO  : System reset is completed.
03:13:33 INFO  : 'after 3000' command is executed.
03:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:13:36 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:13:36 INFO  : Context for 'APU' is selected.
03:13:39 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:13:39 INFO  : Context for 'APU' is selected.
03:13:39 INFO  : 'ps7_init' command is executed.
03:13:39 INFO  : 'ps7_post_config' command is executed.
03:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:39 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:13:39 INFO  : 'con' command is executed.
03:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:13:39 INFO  : Disconnected from the channel tcfchan#6.
03:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:14:29 INFO  : 'jtag frequency' command is executed.
03:14:29 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:14:29 INFO  : Context for 'APU' is selected.
03:14:29 INFO  : System reset is completed.
03:14:32 INFO  : 'after 3000' command is executed.
03:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:14:35 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:14:35 INFO  : Context for 'APU' is selected.
03:14:37 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:37 INFO  : Context for 'APU' is selected.
03:14:38 INFO  : 'ps7_init' command is executed.
03:14:38 INFO  : 'ps7_post_config' command is executed.
03:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:38 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:38 INFO  : 'con' command is executed.
03:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:14:38 INFO  : Disconnected from the channel tcfchan#7.
03:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:19:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:19:38 INFO  : 'jtag frequency' command is executed.
03:19:38 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:19:38 INFO  : Context for 'APU' is selected.
03:19:38 INFO  : System reset is completed.
03:19:41 INFO  : 'after 3000' command is executed.
03:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:19:43 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:19:43 INFO  : Context for 'APU' is selected.
03:19:45 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:19:45 INFO  : 'configparams force-mem-access 1' command is executed.
03:19:46 INFO  : Context for 'APU' is selected.
03:19:46 INFO  : 'ps7_init' command is executed.
03:19:46 INFO  : 'ps7_post_config' command is executed.
03:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:46 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:19:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:19:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:19:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:46 INFO  : 'con' command is executed.
03:19:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:19:46 INFO  : Disconnected from the channel tcfchan#8.
03:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:21:26 INFO  : 'jtag frequency' command is executed.
03:21:26 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:21:26 INFO  : Context for 'APU' is selected.
03:21:27 INFO  : System reset is completed.
03:21:30 INFO  : 'after 3000' command is executed.
03:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:21:32 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:21:32 INFO  : Context for 'APU' is selected.
03:21:34 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:34 INFO  : Context for 'APU' is selected.
03:21:35 INFO  : 'ps7_init' command is executed.
03:21:35 INFO  : 'ps7_post_config' command is executed.
03:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:35 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:21:35 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:35 INFO  : 'con' command is executed.
03:21:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:21:35 INFO  : Disconnected from the channel tcfchan#9.
03:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:22:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:22:40 INFO  : 'jtag frequency' command is executed.
03:22:40 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:22:40 INFO  : Context for 'APU' is selected.
03:22:40 INFO  : System reset is completed.
03:22:43 INFO  : 'after 3000' command is executed.
03:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:22:46 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:22:46 INFO  : Context for 'APU' is selected.
03:22:48 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
03:22:48 INFO  : Context for 'APU' is selected.
03:22:48 INFO  : 'ps7_init' command is executed.
03:22:48 INFO  : 'ps7_post_config' command is executed.
03:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:22:48 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:22:48 INFO  : 'con' command is executed.
03:22:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:22:48 INFO  : Disconnected from the channel tcfchan#10.
03:23:34 INFO  : Registering command handlers for SDK TCF services
03:23:35 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
03:23:41 INFO  : XSCT server has started successfully.
03:23:41 INFO  : Successfully done setting XSCT server connection channel  
03:23:41 INFO  : Successfully done setting SDK workspace  
03:23:41 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
03:23:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:23:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547407271358,  Project:1547405241647
03:23:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
03:23:46 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:23:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:23:58 INFO  : 
03:23:59 INFO  : Updating hardware inferred compiler options for main.
03:23:59 INFO  : Clearing existing target manager status.
03:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:25:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:25:17 INFO  : 'jtag frequency' command is executed.
03:25:17 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:25:17 INFO  : Context for 'APU' is selected.
03:25:17 INFO  : System reset is completed.
03:25:20 INFO  : 'after 3000' command is executed.
03:25:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:25:22 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:25:22 INFO  : Context for 'APU' is selected.
03:25:22 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
03:25:22 INFO  : Context for 'APU' is selected.
03:25:23 INFO  : 'ps7_init' command is executed.
03:25:23 INFO  : 'ps7_post_config' command is executed.
03:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:23 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
03:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:25:23 INFO  : 'con' command is executed.
03:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:25:23 INFO  : Disconnected from the channel tcfchan#1.
03:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:26:37 INFO  : 'jtag frequency' command is executed.
03:26:37 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:26:37 INFO  : Context for 'APU' is selected.
03:26:37 INFO  : System reset is completed.
03:26:40 INFO  : 'after 3000' command is executed.
03:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:26:42 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:26:42 INFO  : Context for 'APU' is selected.
03:26:44 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:44 INFO  : Context for 'APU' is selected.
03:26:45 INFO  : 'ps7_init' command is executed.
03:26:45 INFO  : 'ps7_post_config' command is executed.
03:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:45 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:45 INFO  : 'con' command is executed.
03:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:26:45 INFO  : Disconnected from the channel tcfchan#2.
03:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:27:39 INFO  : 'jtag frequency' command is executed.
03:27:39 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:27:39 INFO  : Context for 'APU' is selected.
03:27:39 INFO  : System reset is completed.
03:27:42 INFO  : 'after 3000' command is executed.
03:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:27:45 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:27:45 INFO  : Context for 'APU' is selected.
03:27:45 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:45 INFO  : Context for 'APU' is selected.
03:27:45 INFO  : 'ps7_init' command is executed.
03:27:45 INFO  : 'ps7_post_config' command is executed.
03:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:45 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:45 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:46 INFO  : 'con' command is executed.
03:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:27:46 INFO  : Disconnected from the channel tcfchan#3.
03:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:29:10 INFO  : 'jtag frequency' command is executed.
03:29:10 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:29:10 INFO  : Context for 'APU' is selected.
03:29:10 INFO  : System reset is completed.
03:29:13 INFO  : 'after 3000' command is executed.
03:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:29:15 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:29:15 INFO  : Context for 'APU' is selected.
03:29:15 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
03:29:15 INFO  : Context for 'APU' is selected.
03:29:16 INFO  : 'ps7_init' command is executed.
03:29:16 INFO  : 'ps7_post_config' command is executed.
03:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:16 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:29:16 INFO  : 'con' command is executed.
03:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:29:16 INFO  : Disconnected from the channel tcfchan#4.
03:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:36:05 INFO  : 'jtag frequency' command is executed.
03:36:05 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:36:05 INFO  : Context for 'APU' is selected.
03:36:05 INFO  : System reset is completed.
03:36:08 INFO  : 'after 3000' command is executed.
03:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:36:11 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:36:11 INFO  : Context for 'APU' is selected.
03:36:11 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:11 INFO  : Context for 'APU' is selected.
03:36:11 INFO  : 'ps7_init' command is executed.
03:36:11 INFO  : 'ps7_post_config' command is executed.
03:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:11 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:11 INFO  : 'con' command is executed.
03:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:36:11 INFO  : Disconnected from the channel tcfchan#5.
03:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:36:21 INFO  : 'jtag frequency' command is executed.
03:36:21 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:36:21 INFO  : Context for 'APU' is selected.
03:36:22 INFO  : System reset is completed.
03:36:25 INFO  : 'after 3000' command is executed.
03:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:36:27 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:36:27 INFO  : Context for 'APU' is selected.
03:36:27 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:36:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:27 INFO  : Context for 'APU' is selected.
03:36:27 INFO  : 'ps7_init' command is executed.
03:36:27 INFO  : 'ps7_post_config' command is executed.
03:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:28 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:28 INFO  : 'con' command is executed.
03:36:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:36:28 INFO  : Disconnected from the channel tcfchan#6.
04:28:02 INFO  : Registering command handlers for SDK TCF services
04:28:03 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
04:28:10 INFO  : XSCT server has started successfully.
04:28:10 INFO  : Successfully done setting XSCT server connection channel  
04:28:10 INFO  : Successfully done setting SDK workspace  
04:28:10 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
04:28:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
04:28:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547411192204,  Project:1547407271358
04:28:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
04:28:14 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:28:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:28:26 INFO  : 
04:28:27 INFO  : Updating hardware inferred compiler options for main.
04:28:27 INFO  : Clearing existing target manager status.
04:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:29:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:29:43 INFO  : 'jtag frequency' command is executed.
04:29:43 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:29:43 INFO  : Context for 'APU' is selected.
04:29:43 INFO  : System reset is completed.
04:29:46 INFO  : 'after 3000' command is executed.
04:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:29:49 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:29:49 INFO  : Context for 'APU' is selected.
04:29:49 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
04:29:49 INFO  : Context for 'APU' is selected.
04:29:49 INFO  : 'ps7_init' command is executed.
04:29:49 INFO  : 'ps7_post_config' command is executed.
04:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:50 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
04:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

04:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:29:50 INFO  : 'con' command is executed.
04:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:29:50 INFO  : Disconnected from the channel tcfchan#1.
04:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:30:22 INFO  : 'jtag frequency' command is executed.
04:30:22 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:30:22 INFO  : Context for 'APU' is selected.
04:30:22 INFO  : System reset is completed.
04:30:25 INFO  : 'after 3000' command is executed.
04:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:30:28 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:30:28 INFO  : Context for 'APU' is selected.
04:30:29 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
04:30:30 INFO  : Context for 'APU' is selected.
04:30:30 INFO  : 'ps7_init' command is executed.
04:30:30 INFO  : 'ps7_post_config' command is executed.
04:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:30 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
04:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

04:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:30 INFO  : 'con' command is executed.
04:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:30:30 INFO  : Disconnected from the channel tcfchan#2.
04:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:30:49 INFO  : 'jtag frequency' command is executed.
04:30:49 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:30:49 INFO  : Context for 'APU' is selected.
04:30:49 INFO  : System reset is completed.
04:30:52 INFO  : 'after 3000' command is executed.
04:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:30:55 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:30:55 INFO  : Context for 'APU' is selected.
04:30:56 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
04:30:57 INFO  : Context for 'APU' is selected.
04:30:58 INFO  : 'ps7_init' command is executed.
04:30:58 INFO  : 'ps7_post_config' command is executed.
04:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:58 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
04:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

04:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:58 INFO  : 'con' command is executed.
04:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:30:58 INFO  : Disconnected from the channel tcfchan#3.
04:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:31:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:31:59 INFO  : 'jtag frequency' command is executed.
04:31:59 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:31:59 INFO  : Context for 'APU' is selected.
04:31:59 INFO  : System reset is completed.
04:32:02 INFO  : 'after 3000' command is executed.
04:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:32:04 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:32:04 INFO  : Context for 'APU' is selected.
04:32:04 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
04:32:04 INFO  : Context for 'APU' is selected.
04:32:05 INFO  : 'ps7_init' command is executed.
04:32:05 INFO  : 'ps7_post_config' command is executed.
04:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:32:05 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

04:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:32:05 INFO  : 'con' command is executed.
04:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:32:05 INFO  : Disconnected from the channel tcfchan#4.
04:38:32 INFO  : Registering command handlers for SDK TCF services
04:38:33 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
04:38:36 INFO  : XSCT server has started successfully.
04:38:36 INFO  : Successfully done setting XSCT server connection channel  
04:38:36 INFO  : Successfully done setting SDK workspace  
04:38:36 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
04:38:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
04:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:39:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:39:02 INFO  : 'jtag frequency' command is executed.
04:39:02 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:39:02 INFO  : Context for 'APU' is selected.
04:39:03 INFO  : System reset is completed.
04:39:06 INFO  : 'after 3000' command is executed.
04:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:39:08 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:39:08 INFO  : Context for 'APU' is selected.
04:39:08 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:39:08 INFO  : 'configparams force-mem-access 1' command is executed.
04:39:08 INFO  : Context for 'APU' is selected.
04:39:08 INFO  : 'ps7_init' command is executed.
04:39:08 INFO  : 'ps7_post_config' command is executed.
04:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:09 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
04:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

04:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:09 INFO  : 'con' command is executed.
04:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:39:09 INFO  : Disconnected from the channel tcfchan#1.
04:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:39:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:39:22 INFO  : 'jtag frequency' command is executed.
04:39:22 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:39:22 INFO  : Context for 'APU' is selected.
04:39:23 INFO  : System reset is completed.
04:39:26 INFO  : 'after 3000' command is executed.
04:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:39:28 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:39:28 INFO  : Context for 'APU' is selected.
04:39:30 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:39:30 INFO  : 'configparams force-mem-access 1' command is executed.
04:39:30 INFO  : Context for 'APU' is selected.
04:39:31 INFO  : 'ps7_init' command is executed.
04:39:31 INFO  : 'ps7_post_config' command is executed.
04:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:31 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
04:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

04:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:39:31 INFO  : 'con' command is executed.
04:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:39:31 INFO  : Disconnected from the channel tcfchan#2.
04:50:37 INFO  : Registering command handlers for SDK TCF services
04:50:38 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
04:50:48 INFO  : XSCT server has started successfully.
04:50:48 INFO  : Successfully done setting XSCT server connection channel  
04:50:48 INFO  : Successfully done setting SDK workspace  
04:50:48 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
04:50:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
04:50:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547412525086,  Project:1547411192204
04:50:52 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
04:50:52 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
04:50:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:51:03 INFO  : 
04:51:04 INFO  : Updating hardware inferred compiler options for main.
04:51:04 INFO  : Clearing existing target manager status.
04:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:52:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:52:34 INFO  : 'jtag frequency' command is executed.
04:52:34 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:52:34 INFO  : Context for 'APU' is selected.
04:52:34 INFO  : System reset is completed.
04:52:37 INFO  : 'after 3000' command is executed.
04:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
04:52:40 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:52:40 INFO  : Context for 'APU' is selected.
04:52:40 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
04:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
04:52:40 INFO  : Context for 'APU' is selected.
04:52:40 INFO  : 'ps7_init' command is executed.
04:52:40 INFO  : 'ps7_post_config' command is executed.
04:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:41 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
04:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

04:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:41 INFO  : 'con' command is executed.
04:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

04:52:41 INFO  : Disconnected from the channel tcfchan#1.
05:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:18:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
05:18:58 INFO  : 'jtag frequency' command is executed.
05:18:58 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:18:58 INFO  : Context for 'APU' is selected.
05:18:59 INFO  : System reset is completed.
05:19:02 INFO  : 'after 3000' command is executed.
05:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
05:19:04 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:19:04 INFO  : Context for 'APU' is selected.
05:19:07 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
05:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
05:19:07 INFO  : Context for 'APU' is selected.
05:19:08 INFO  : 'ps7_init' command is executed.
05:19:08 INFO  : 'ps7_post_config' command is executed.
05:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:08 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
05:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

05:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:08 INFO  : 'con' command is executed.
05:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

05:19:08 INFO  : Disconnected from the channel tcfchan#2.
06:51:36 INFO  : Registering command handlers for SDK TCF services
06:51:37 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
06:51:44 INFO  : XSCT server has started successfully.
06:51:44 INFO  : Successfully done setting XSCT server connection channel  
06:51:44 INFO  : Successfully done setting SDK workspace  
06:51:44 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
06:51:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
06:51:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547419843102,  Project:1547412525086
06:51:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
06:51:49 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
06:51:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:52:01 INFO  : 
06:52:02 INFO  : Updating hardware inferred compiler options for main.
06:52:02 INFO  : Clearing existing target manager status.
06:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:54:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
06:54:07 INFO  : 'jtag frequency' command is executed.
06:54:07 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:54:07 INFO  : Context for 'APU' is selected.
06:54:07 INFO  : System reset is completed.
06:54:10 INFO  : 'after 3000' command is executed.
06:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
06:54:13 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:54:13 INFO  : Context for 'APU' is selected.
06:54:13 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
06:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
06:54:13 INFO  : Context for 'APU' is selected.
06:54:14 INFO  : 'ps7_init' command is executed.
06:54:14 INFO  : 'ps7_post_config' command is executed.
06:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:54:14 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
06:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

06:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:54:14 INFO  : 'con' command is executed.
06:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

06:54:14 INFO  : Disconnected from the channel tcfchan#1.
07:13:16 INFO  : Registering command handlers for SDK TCF services
07:13:17 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
07:13:24 INFO  : XSCT server has started successfully.
07:13:25 INFO  : Successfully done setting XSCT server connection channel  
07:13:25 INFO  : Successfully done setting SDK workspace  
07:13:25 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
07:13:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
07:13:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547421137590,  Project:1547419843102
07:13:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
07:13:29 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
07:13:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:13:42 INFO  : 
07:13:43 INFO  : Updating hardware inferred compiler options for main.
07:13:43 INFO  : Clearing existing target manager status.
07:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:14:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
07:14:59 INFO  : 'jtag frequency' command is executed.
07:14:59 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:14:59 INFO  : Context for 'APU' is selected.
07:14:59 INFO  : System reset is completed.
07:15:02 INFO  : 'after 3000' command is executed.
07:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
07:15:05 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:15:05 INFO  : Context for 'APU' is selected.
07:15:05 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
07:15:05 INFO  : Context for 'APU' is selected.
07:15:05 INFO  : 'ps7_init' command is executed.
07:15:05 INFO  : 'ps7_post_config' command is executed.
07:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:15:06 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
07:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

07:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:15:06 INFO  : 'con' command is executed.
07:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

07:15:06 INFO  : Disconnected from the channel tcfchan#1.
09:15:00 INFO  : Registering command handlers for SDK TCF services
09:15:01 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
09:15:09 INFO  : XSCT server has started successfully.
09:15:09 INFO  : Successfully done setting XSCT server connection channel  
09:15:09 INFO  : Successfully done setting SDK workspace  
09:15:09 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
09:15:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:15:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547428169290,  Project:1547421137590
09:15:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
09:15:13 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:15:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:15:26 INFO  : 
09:15:27 INFO  : Updating hardware inferred compiler options for main.
09:15:27 INFO  : Clearing existing target manager status.
09:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:17:43 INFO  : 'jtag frequency' command is executed.
09:17:43 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:17:43 INFO  : Context for 'APU' is selected.
09:17:43 INFO  : System reset is completed.
09:17:46 INFO  : 'after 3000' command is executed.
09:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:17:49 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:17:49 INFO  : Context for 'APU' is selected.
09:17:49 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
09:17:49 INFO  : Context for 'APU' is selected.
09:17:49 INFO  : 'ps7_init' command is executed.
09:17:49 INFO  : 'ps7_post_config' command is executed.
09:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:49 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:50 INFO  : 'con' command is executed.
09:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:17:50 INFO  : Disconnected from the channel tcfchan#1.
10:35:07 INFO  : Registering command handlers for SDK TCF services
10:35:08 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
10:35:15 INFO  : XSCT server has started successfully.
10:35:15 INFO  : Successfully done setting XSCT server connection channel  
10:35:16 INFO  : Successfully done setting SDK workspace  
10:35:16 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
10:35:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:35:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547433229133,  Project:1547428169290
10:35:20 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
10:35:20 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:35:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:35:33 INFO  : 
10:35:34 INFO  : Updating hardware inferred compiler options for main.
10:35:34 INFO  : Clearing existing target manager status.
10:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:37:08 INFO  : 'jtag frequency' command is executed.
10:37:08 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:08 INFO  : Context for 'APU' is selected.
10:37:09 INFO  : System reset is completed.
10:37:12 INFO  : 'after 3000' command is executed.
10:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:37:14 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:14 INFO  : Context for 'APU' is selected.
10:37:14 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:37:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:14 INFO  : Context for 'APU' is selected.
10:37:15 INFO  : 'ps7_init' command is executed.
10:37:15 INFO  : 'ps7_post_config' command is executed.
10:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:15 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:15 INFO  : 'con' command is executed.
10:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:37:15 INFO  : Disconnected from the channel tcfchan#1.
10:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:40:24 INFO  : 'jtag frequency' command is executed.
10:40:24 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:24 INFO  : Context for 'APU' is selected.
10:40:24 INFO  : System reset is completed.
10:40:27 INFO  : 'after 3000' command is executed.
10:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:40:30 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:30 INFO  : Context for 'APU' is selected.
10:40:32 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:32 INFO  : Context for 'APU' is selected.
10:40:32 INFO  : 'ps7_init' command is executed.
10:40:32 INFO  : 'ps7_post_config' command is executed.
10:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:32 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:32 INFO  : 'con' command is executed.
10:40:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:40:32 INFO  : Disconnected from the channel tcfchan#2.
10:58:26 INFO  : Registering command handlers for SDK TCF services
10:58:27 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
10:58:34 INFO  : XSCT server has started successfully.
10:58:34 INFO  : Successfully done setting XSCT server connection channel  
10:58:34 INFO  : Successfully done setting SDK workspace  
10:58:34 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
10:58:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:58:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547434641682,  Project:1547433229133
10:58:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
10:58:40 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:58:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:58:53 INFO  : 
10:58:53 INFO  : Updating hardware inferred compiler options for main.
10:58:53 INFO  : Clearing existing target manager status.
11:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:00:49 INFO  : 'jtag frequency' command is executed.
11:00:49 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:49 INFO  : Context for 'APU' is selected.
11:00:49 INFO  : System reset is completed.
11:00:52 INFO  : 'after 3000' command is executed.
11:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:00:55 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:00:55 INFO  : Context for 'APU' is selected.
11:00:55 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:55 INFO  : Context for 'APU' is selected.
11:00:55 INFO  : 'ps7_init' command is executed.
11:00:55 INFO  : 'ps7_post_config' command is executed.
11:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:56 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:56 INFO  : 'con' command is executed.
11:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:00:56 INFO  : Disconnected from the channel tcfchan#1.
11:52:58 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
11:53:03 INFO  : XSCT server has started successfully.
11:53:03 INFO  : Successfully done setting XSCT server connection channel  
11:53:03 INFO  : Successfully done setting SDK workspace  
11:53:11 INFO  : Registering command handlers for SDK TCF services
11:53:11 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
11:53:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:53:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547437891663,  Project:1547434641682
11:53:12 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
11:53:12 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:53:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:53:22 INFO  : 
11:53:24 INFO  : Updating hardware inferred compiler options for main.
11:53:24 INFO  : Clearing existing target manager status.
11:53:24 INFO  : Closing and re-opening the MSS file of ther project main_bsp
11:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:55:19 INFO  : 'jtag frequency' command is executed.
11:55:19 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:19 INFO  : Context for 'APU' is selected.
11:55:19 INFO  : System reset is completed.
11:55:22 INFO  : 'after 3000' command is executed.
11:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:55:25 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:25 INFO  : Context for 'APU' is selected.
11:55:25 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:25 INFO  : Context for 'APU' is selected.
11:55:25 INFO  : 'ps7_init' command is executed.
11:55:25 INFO  : 'ps7_post_config' command is executed.
11:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:25 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:25 INFO  : 'con' command is executed.
11:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:55:26 INFO  : Disconnected from the channel tcfchan#1.
12:06:48 INFO  : Registering command handlers for SDK TCF services
12:06:49 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
12:06:55 INFO  : XSCT server has started successfully.
12:06:55 INFO  : Successfully done setting XSCT server connection channel  
12:06:55 INFO  : Successfully done setting SDK workspace  
12:06:55 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
12:06:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:07:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547438722090,  Project:1547437891663
12:07:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
12:07:00 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:07:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:07:13 INFO  : 
12:07:14 INFO  : Updating hardware inferred compiler options for main.
12:07:14 INFO  : Clearing existing target manager status.
12:08:22 INFO  : Registering command handlers for SDK TCF services
12:08:23 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
12:08:26 INFO  : XSCT server has started successfully.
12:08:26 INFO  : Successfully done setting XSCT server connection channel  
12:08:26 INFO  : Successfully done setting SDK workspace  
12:08:26 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
12:08:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:58 INFO  : 'jtag frequency' command is executed.
12:10:58 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:58 INFO  : Context for 'APU' is selected.
12:10:58 INFO  : System reset is completed.
12:11:01 INFO  : 'after 3000' command is executed.
12:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:03 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:03 INFO  : Context for 'APU' is selected.
12:11:04 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:04 INFO  : Context for 'APU' is selected.
12:11:04 INFO  : 'ps7_init' command is executed.
12:11:04 INFO  : 'ps7_post_config' command is executed.
12:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:04 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:04 INFO  : 'con' command is executed.
12:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:04 INFO  : Disconnected from the channel tcfchan#1.
12:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:28 INFO  : 'jtag frequency' command is executed.
12:12:28 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:28 INFO  : Context for 'APU' is selected.
12:12:28 INFO  : System reset is completed.
12:12:31 INFO  : 'after 3000' command is executed.
12:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:12:34 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:34 INFO  : Context for 'APU' is selected.
12:12:36 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:36 INFO  : Context for 'APU' is selected.
12:12:37 INFO  : 'ps7_init' command is executed.
12:12:37 INFO  : 'ps7_post_config' command is executed.
12:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:37 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:37 INFO  : 'con' command is executed.
12:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:12:37 INFO  : Disconnected from the channel tcfchan#2.
12:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:52 INFO  : 'jtag frequency' command is executed.
12:12:52 INFO  : Sourcing of 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:52 INFO  : Context for 'APU' is selected.
12:12:52 INFO  : System reset is completed.
12:12:55 INFO  : 'after 3000' command is executed.
12:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:12:58 INFO  : FPGA configured successfully with bitstream "F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:58 INFO  : Context for 'APU' is selected.
12:13:00 INFO  : Hardware design information is loaded from 'F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:00 INFO  : Context for 'APU' is selected.
12:13:01 INFO  : 'ps7_init' command is executed.
12:13:01 INFO  : 'ps7_post_config' command is executed.
12:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:01 INFO  : The application 'F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/fpga_data/project/FPGA2/FPGA2.sdk/main/Debug/main.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:01 INFO  : 'con' command is executed.
12:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:13:01 INFO  : Disconnected from the channel tcfchan#3.
13:21:07 INFO  : Registering command handlers for SDK TCF services
13:21:08 INFO  : Launching XSCT server: xsct.bat -interactive F:\fpga_data\project\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
13:21:16 INFO  : XSCT server has started successfully.
13:21:17 INFO  : Successfully done setting XSCT server connection channel  
13:21:17 INFO  : Successfully done setting SDK workspace  
13:21:17 INFO  : Processing command line option -hwspec F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
13:21:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:21:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1547443127420,  Project:1547438722090
13:21:21 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
13:21:22 INFO  : Copied contents of F:/fpga_data/project/FPGA2/FPGA2.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:21:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:21:35 INFO  : 
13:21:36 INFO  : Updating hardware inferred compiler options for main.
13:21:36 INFO  : Clearing existing target manager status.
