<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::otg::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module regs</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_<wbr>metapac</a><span class="version">19.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module regs</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In stm32_<wbr>metapac::<wbr>otg</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">otg</a></div><h1>Module <span>regs</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Adpctl.html" title="struct stm32_metapac::otg::regs::Adpctl">Adpctl</a></dt><dd>ADP (Attach Detection Protocol) Control Register</dd><dt><a class="struct" href="struct.Cid.html" title="struct stm32_metapac::otg::regs::Cid">Cid</a></dt><dd>Core ID register</dd><dt><a class="struct" href="struct.Daint.html" title="struct stm32_metapac::otg::regs::Daint">Daint</a></dt><dd>Device all endpoints interrupt register</dd><dt><a class="struct" href="struct.Daintmsk.html" title="struct stm32_metapac::otg::regs::Daintmsk">Daintmsk</a></dt><dd>All endpoints interrupt mask register</dd><dt><a class="struct" href="struct.Dcfg.html" title="struct stm32_metapac::otg::regs::Dcfg">Dcfg</a></dt><dd>Device configuration register</dd><dt><a class="struct" href="struct.Dctl.html" title="struct stm32_metapac::otg::regs::Dctl">Dctl</a></dt><dd>Device control register</dd><dt><a class="struct" href="struct.Diepctl.html" title="struct stm32_metapac::otg::regs::Diepctl">Diepctl</a></dt><dd>Device endpoint control register</dd><dt><a class="struct" href="struct.Diepempmsk.html" title="struct stm32_metapac::otg::regs::Diepempmsk">Diepempmsk</a></dt><dd>Device IN endpoint FIFO empty interrupt mask register</dd><dt><a class="struct" href="struct.Diepint.html" title="struct stm32_metapac::otg::regs::Diepint">Diepint</a></dt><dd>Device endpoint interrupt register</dd><dt><a class="struct" href="struct.Diepmsk.html" title="struct stm32_metapac::otg::regs::Diepmsk">Diepmsk</a></dt><dd>Device IN endpoint common interrupt mask register</dd><dt><a class="struct" href="struct.Dieptsiz.html" title="struct stm32_metapac::otg::regs::Dieptsiz">Dieptsiz</a></dt><dd>Device endpoint transfer size register</dd><dt><a class="struct" href="struct.Doepctl.html" title="struct stm32_metapac::otg::regs::Doepctl">Doepctl</a></dt><dd>Device endpoint control register</dd><dt><a class="struct" href="struct.Doepint.html" title="struct stm32_metapac::otg::regs::Doepint">Doepint</a></dt><dd>Device endpoint interrupt register</dd><dt><a class="struct" href="struct.Doepmsk.html" title="struct stm32_metapac::otg::regs::Doepmsk">Doepmsk</a></dt><dd>Device OUT endpoint common interrupt mask register</dd><dt><a class="struct" href="struct.Doeptsiz.html" title="struct stm32_metapac::otg::regs::Doeptsiz">Doeptsiz</a></dt><dd>Device OUT endpoint transfer size register</dd><dt><a class="struct" href="struct.Dsts.html" title="struct stm32_metapac::otg::regs::Dsts">Dsts</a></dt><dd>Device status register</dd><dt><a class="struct" href="struct.Dtxfsts.html" title="struct stm32_metapac::otg::regs::Dtxfsts">Dtxfsts</a></dt><dd>Device IN endpoint transmit FIFO status register</dd><dt><a class="struct" href="struct.Dvbusdis.html" title="struct stm32_metapac::otg::regs::Dvbusdis">Dvbusdis</a></dt><dd>Device VBUS discharge time register</dd><dt><a class="struct" href="struct.Dvbuspulse.html" title="struct stm32_metapac::otg::regs::Dvbuspulse">Dvbuspulse</a></dt><dd>Device VBUS pulsing time register</dd><dt><a class="struct" href="struct.Fifo.html" title="struct stm32_metapac::otg::regs::Fifo">Fifo</a></dt><dd>FIFO register</dd><dt><a class="struct" href="struct.Fsiz.html" title="struct stm32_metapac::otg::regs::Fsiz">Fsiz</a></dt><dd>FIFO size register</dd><dt><a class="struct" href="struct.Gahbcfg.html" title="struct stm32_metapac::otg::regs::Gahbcfg">Gahbcfg</a></dt><dd>AHB configuration register</dd><dt><a class="struct" href="struct.GccfgV1.html" title="struct stm32_metapac::otg::regs::GccfgV1">GccfgV1</a></dt><dd>General core configuration register</dd><dt><a class="struct" href="struct.GccfgV2.html" title="struct stm32_metapac::otg::regs::GccfgV2">GccfgV2</a></dt><dd>General core configuration register</dd><dt><a class="struct" href="struct.GccfgV3.html" title="struct stm32_metapac::otg::regs::GccfgV3">GccfgV3</a></dt><dd>OTG general core configuration register.</dd><dt><a class="struct" href="struct.Gi2cctl.html" title="struct stm32_metapac::otg::regs::Gi2cctl">Gi2cctl</a></dt><dd>I2C access register</dd><dt><a class="struct" href="struct.Gintmsk.html" title="struct stm32_metapac::otg::regs::Gintmsk">Gintmsk</a></dt><dd>Interrupt mask register</dd><dt><a class="struct" href="struct.Gintsts.html" title="struct stm32_metapac::otg::regs::Gintsts">Gintsts</a></dt><dd>Core interrupt register</dd><dt><a class="struct" href="struct.Glpmcfg.html" title="struct stm32_metapac::otg::regs::Glpmcfg">Glpmcfg</a></dt><dd>Core LPM configuration register</dd><dt><a class="struct" href="struct.Gotgctl.html" title="struct stm32_metapac::otg::regs::Gotgctl">Gotgctl</a></dt><dd>Control and status register</dd><dt><a class="struct" href="struct.Gotgint.html" title="struct stm32_metapac::otg::regs::Gotgint">Gotgint</a></dt><dd>Interrupt register</dd><dt><a class="struct" href="struct.Grstctl.html" title="struct stm32_metapac::otg::regs::Grstctl">Grstctl</a></dt><dd>Reset register</dd><dt><a class="struct" href="struct.Grxfsiz.html" title="struct stm32_metapac::otg::regs::Grxfsiz">Grxfsiz</a></dt><dd>Receive FIFO size register</dd><dt><a class="struct" href="struct.Grxsts.html" title="struct stm32_metapac::otg::regs::Grxsts">Grxsts</a></dt><dd>Status read and pop register</dd><dt><a class="struct" href="struct.Gusbcfg.html" title="struct stm32_metapac::otg::regs::Gusbcfg">Gusbcfg</a></dt><dd>USB configuration register</dd><dt><a class="struct" href="struct.Haint.html" title="struct stm32_metapac::otg::regs::Haint">Haint</a></dt><dd>Host all channels interrupt register</dd><dt><a class="struct" href="struct.Haintmsk.html" title="struct stm32_metapac::otg::regs::Haintmsk">Haintmsk</a></dt><dd>Host all channels interrupt mask register</dd><dt><a class="struct" href="struct.Hcchar.html" title="struct stm32_metapac::otg::regs::Hcchar">Hcchar</a></dt><dd>Host channel characteristics register</dd><dt><a class="struct" href="struct.Hcdma.html" title="struct stm32_metapac::otg::regs::Hcdma">Hcdma</a></dt><dd>Host channel DMA config register</dd><dt><a class="struct" href="struct.Hcfg.html" title="struct stm32_metapac::otg::regs::Hcfg">Hcfg</a></dt><dd>Host configuration register</dd><dt><a class="struct" href="struct.Hcint.html" title="struct stm32_metapac::otg::regs::Hcint">Hcint</a></dt><dd>Host channel interrupt register</dd><dt><a class="struct" href="struct.Hcintmsk.html" title="struct stm32_metapac::otg::regs::Hcintmsk">Hcintmsk</a></dt><dd>Host channel mask register</dd><dt><a class="struct" href="struct.Hctsiz.html" title="struct stm32_metapac::otg::regs::Hctsiz">Hctsiz</a></dt><dd>Host channel transfer size register</dd><dt><a class="struct" href="struct.Hfir.html" title="struct stm32_metapac::otg::regs::Hfir">Hfir</a></dt><dd>Host frame interval register</dd><dt><a class="struct" href="struct.Hfnum.html" title="struct stm32_metapac::otg::regs::Hfnum">Hfnum</a></dt><dd>Host frame number/frame time remaining register</dd><dt><a class="struct" href="struct.Hnptxsts.html" title="struct stm32_metapac::otg::regs::Hnptxsts">Hnptxsts</a></dt><dd>Non-periodic transmit FIFO/queue status register</dd><dt><a class="struct" href="struct.Hprt.html" title="struct stm32_metapac::otg::regs::Hprt">Hprt</a></dt><dd>Host port control and status register</dd><dt><a class="struct" href="struct.Hptxsts.html" title="struct stm32_metapac::otg::regs::Hptxsts">Hptxsts</a></dt><dd>Periodic transmit FIFO/queue status register</dd><dt><a class="struct" href="struct.Pcgcctl.html" title="struct stm32_metapac::otg::regs::Pcgcctl">Pcgcctl</a></dt><dd>Power and clock gating control register</dd></dl></section></div></main></body></html>