<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4000" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4000{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4000{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4000{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4000{left:95px;bottom:1088px;}
#t5_4000{left:121px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_4000{left:121px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#t7_4000{left:682px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-1.24px;}
#t8_4000{left:739px;bottom:1071px;letter-spacing:-0.16px;}
#t9_4000{left:782px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#ta_4000{left:823px;bottom:1071px;letter-spacing:-0.11px;word-spacing:-1.24px;}
#tb_4000{left:121px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_4000{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:0.76px;}
#td_4000{left:95px;bottom:1014px;letter-spacing:-0.14px;}
#te_4000{left:69px;bottom:988px;}
#tf_4000{left:95px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_4000{left:95px;bottom:975px;letter-spacing:-0.18px;}
#th_4000{left:95px;bottom:950px;}
#ti_4000{left:121px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_4000{left:121px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_4000{left:95px;bottom:909px;}
#tl_4000{left:121px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tm_4000{left:121px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#tn_4000{left:623px;bottom:892px;letter-spacing:-0.15px;}
#to_4000{left:681px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tp_4000{left:781px;bottom:892px;letter-spacing:-0.13px;word-spacing:-0.99px;}
#tq_4000{left:822px;bottom:892px;letter-spacing:-0.08px;word-spacing:-1px;}
#tr_4000{left:121px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_4000{left:95px;bottom:852px;letter-spacing:-0.15px;word-spacing:0.76px;}
#tt_4000{left:95px;bottom:836px;letter-spacing:-0.14px;}
#tu_4000{left:69px;bottom:786px;letter-spacing:-0.09px;}
#tv_4000{left:154px;bottom:786px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tw_4000{left:69px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_4000{left:69px;bottom:735px;}
#ty_4000{left:95px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#tz_4000{left:95px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_4000{left:69px;bottom:695px;}
#t11_4000{left:95px;bottom:699px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_4000{left:95px;bottom:682px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_4000{left:95px;bottom:665px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t14_4000{left:350px;bottom:665px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t15_4000{left:95px;bottom:648px;letter-spacing:-0.14px;}
#t16_4000{left:95px;bottom:624px;}
#t17_4000{left:121px;bottom:624px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t18_4000{left:121px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t19_4000{left:121px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1a_4000{left:95px;bottom:566px;}
#t1b_4000{left:121px;bottom:566px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1c_4000{left:121px;bottom:539px;}
#t1d_4000{left:147px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_4000{left:121px;bottom:515px;}
#t1f_4000{left:147px;bottom:517px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1g_4000{left:121px;bottom:491px;}
#t1h_4000{left:147px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1i_4000{left:95px;bottom:468px;}
#t1j_4000{left:121px;bottom:468px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1k_4000{left:121px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_4000{left:121px;bottom:435px;letter-spacing:-0.16px;}
#t1m_4000{left:147px;bottom:435px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t1n_4000{left:579px;bottom:435px;letter-spacing:-0.13px;word-spacing:-1.26px;}
#t1o_4000{left:121px;bottom:418px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1p_4000{left:95px;bottom:393px;}
#t1q_4000{left:121px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1r_4000{left:121px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#t1s_4000{left:223px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1t_4000{left:121px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_4000{left:95px;bottom:335px;}
#t1v_4000{left:121px;bottom:335px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1w_4000{left:95px;bottom:311px;}
#t1x_4000{left:121px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1y_4000{left:95px;bottom:286px;}
#t1z_4000{left:121px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_4000{left:121px;bottom:270px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t21_4000{left:121px;bottom:253px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t22_4000{left:69px;bottom:226px;}
#t23_4000{left:95px;bottom:230px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#t24_4000{left:95px;bottom:213px;letter-spacing:-0.18px;}
#t25_4000{left:95px;bottom:189px;}
#t26_4000{left:121px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t27_4000{left:121px;bottom:172px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t28_4000{left:391px;bottom:178px;}
#t29_4000{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t2a_4000{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t2b_4000{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_4000{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4000{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4000{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4000{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4000{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4000{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4000{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4000{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4000" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4000Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4000" style="-webkit-user-select: none;"><object width="935" height="1210" data="4000/4000.svg" type="image/svg+xml" id="pdf4000" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4000" class="t s1_4000">27-6 </span><span id="t2_4000" class="t s1_4000">Vol. 3C </span>
<span id="t3_4000" class="t s2_4000">VM ENTRIES </span>
<span id="t4_4000" class="t s3_4000">— </span><span id="t5_4000" class="t s3_4000">The address of the last byte in the VM-exit MSR-store area should not set any bits beyond the processor’s </span>
<span id="t6_4000" class="t s3_4000">physical-address width. The address of this last byte is VM-exit MSR-store address </span><span id="t7_4000" class="t s3_4000">+ (MSR </span><span id="t8_4000" class="t s3_4000">count </span><span id="t9_4000" class="t s3_4000">* 16) </span><span id="ta_4000" class="t s3_4000">– 1. </span>
<span id="tb_4000" class="t s3_4000">(The arithmetic used for the computation uses more bits than the processor’s physical-address width.) </span>
<span id="tc_4000" class="t s3_4000">If IA32_VMX_BASIC[48] is read as 1, neither address should set any bits in the range 63:32; see Appendix </span>
<span id="td_4000" class="t s3_4000">A.1. </span>
<span id="te_4000" class="t s4_4000">• </span><span id="tf_4000" class="t s3_4000">The following checks are performed for the VM-exit MSR-load address if the VM-exit MSR-load count field is </span>
<span id="tg_4000" class="t s3_4000">non-zero: </span>
<span id="th_4000" class="t s3_4000">— </span><span id="ti_4000" class="t s3_4000">The lower 4 bits of the VM-exit MSR-load address must be 0. The address should not set any bits beyond </span>
<span id="tj_4000" class="t s3_4000">the processor’s physical-address width. </span>
<span id="tk_4000" class="t s3_4000">— </span><span id="tl_4000" class="t s3_4000">The address of the last byte in the VM-exit MSR-load area should not set any bits beyond the processor’s </span>
<span id="tm_4000" class="t s3_4000">physical-address width. The address of this last byte is VM-exit MSR-load </span><span id="tn_4000" class="t s3_4000">address </span><span id="to_4000" class="t s3_4000">+ (MSR count </span><span id="tp_4000" class="t s3_4000">* 16) </span><span id="tq_4000" class="t s3_4000">– 1. </span>
<span id="tr_4000" class="t s3_4000">(The arithmetic used for the computation uses more bits than the processor’s physical-address width.) </span>
<span id="ts_4000" class="t s3_4000">If IA32_VMX_BASIC[48] is read as 1, neither address should set any bits in the range 63:32; see Appendix </span>
<span id="tt_4000" class="t s3_4000">A.1. </span>
<span id="tu_4000" class="t s5_4000">27.2.1.3 </span><span id="tv_4000" class="t s5_4000">VM-Entry Control Fields </span>
<span id="tw_4000" class="t s3_4000">VM entries perform the following checks on the VM-entry control fields. </span>
<span id="tx_4000" class="t s4_4000">• </span><span id="ty_4000" class="t s3_4000">Reserved bits in the VM-entry controls must be set properly. Software may consult the VMX capability MSRs to </span>
<span id="tz_4000" class="t s3_4000">determine the proper settings (see Appendix A.5). </span>
<span id="t10_4000" class="t s4_4000">• </span><span id="t11_4000" class="t s3_4000">Fields relevant to VM-entry event injection must be set properly. These fields are the VM-entry interruption- </span>
<span id="t12_4000" class="t s3_4000">information field (see Table 25-17 in Section 25.8.3), the VM-entry exception error code, and the VM-entry </span>
<span id="t13_4000" class="t s3_4000">instruction length. If the valid bit (bit </span><span id="t14_4000" class="t s3_4000">31) in the VM-entry interruption-information field is 1, the following must </span>
<span id="t15_4000" class="t s3_4000">hold: </span>
<span id="t16_4000" class="t s3_4000">— </span><span id="t17_4000" class="t s3_4000">The field’s interruption type (bits 10:8) is not set to a reserved value. Value 1 is reserved on all logical </span>
<span id="t18_4000" class="t s3_4000">processors; value 7 (other event) is reserved on logical processors that do not support the 1-setting of the </span>
<span id="t19_4000" class="t s3_4000">“monitor trap flag” VM-execution control. </span>
<span id="t1a_4000" class="t s3_4000">— </span><span id="t1b_4000" class="t s3_4000">The field’s vector (bits 7:0) is consistent with the interruption type: </span>
<span id="t1c_4000" class="t s6_4000">• </span><span id="t1d_4000" class="t s3_4000">If the interruption type is non-maskable interrupt (NMI), the vector is 2. </span>
<span id="t1e_4000" class="t s6_4000">• </span><span id="t1f_4000" class="t s3_4000">If the interruption type is hardware exception, the vector is at most 31. </span>
<span id="t1g_4000" class="t s6_4000">• </span><span id="t1h_4000" class="t s3_4000">If the interruption type is other event, the vector is 0 (pending MTF VM exit). </span>
<span id="t1i_4000" class="t s3_4000">— </span><span id="t1j_4000" class="t s3_4000">The field's deliver-error-code bit (bit 11) is 1 if each of the following holds: (1) the interruption type is </span>
<span id="t1k_4000" class="t s3_4000">hardware exception; (2) bit 0 (corresponding to CR0.PE) is set in the CR0 field in the guest-state area; </span>
<span id="t1l_4000" class="t s3_4000">(3) </span><span id="t1m_4000" class="t s3_4000">IA32_VMX_BASIC[56] is read as 0 (see Appendix A.1); and (4) </span><span id="t1n_4000" class="t s3_4000">the vector indicates one of the following </span>
<span id="t1o_4000" class="t s3_4000">exceptions: #DF (vector 8), #TS (10), #NP (11), #SS (12), #GP (13), #PF (14), or #AC (17). </span>
<span id="t1p_4000" class="t s3_4000">— </span><span id="t1q_4000" class="t s3_4000">The field's deliver-error-code bit is 0 if any of the following holds: (1) the interruption type is not hardware </span>
<span id="t1r_4000" class="t s3_4000">exception; (2) </span><span id="t1s_4000" class="t s3_4000">bit 0 is clear in the CR0 field in the guest-state area; or (3) IA32_VMX_BASIC[56] is read as </span>
<span id="t1t_4000" class="t s3_4000">0 and the vector is in one of the following ranges: 0–7, 9, 15, 16, or 18–31. </span>
<span id="t1u_4000" class="t s3_4000">— </span><span id="t1v_4000" class="t s3_4000">Reserved bits in the field (30:12) are 0. </span>
<span id="t1w_4000" class="t s3_4000">— </span><span id="t1x_4000" class="t s3_4000">If the deliver-error-code bit (bit 11) is 1, bits 31:16 of the VM-entry exception error-code field are 0. </span>
<span id="t1y_4000" class="t s3_4000">— </span><span id="t1z_4000" class="t s3_4000">If the interruption type is software interrupt, software exception, or privileged software exception, the </span>
<span id="t20_4000" class="t s3_4000">VM-entry instruction-length field is in the range 0–15. A VM-entry instruction length of 0 is allowed only if </span>
<span id="t21_4000" class="t s3_4000">IA32_VMX_MISC[30] is read as 1; see Appendix A.6. </span>
<span id="t22_4000" class="t s4_4000">• </span><span id="t23_4000" class="t s3_4000">The following checks are performed for the VM-entry MSR-load address if the VM-entry MSR-load count field is </span>
<span id="t24_4000" class="t s3_4000">non-zero: </span>
<span id="t25_4000" class="t s3_4000">— </span><span id="t26_4000" class="t s3_4000">The lower 4 bits of the VM-entry MSR-load address must be 0. The address should not set any bits beyond </span>
<span id="t27_4000" class="t s3_4000">the processor’s physical-address width. </span>
<span id="t28_4000" class="t s7_4000">1 </span>
<span id="t29_4000" class="t s8_4000">1. </span><span id="t2a_4000" class="t s8_4000">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t2b_4000" class="t s8_4000">width is returned in bits 7:0 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
