
==============================================================================
Library path name:		.
Library name:			techonly
Hierarchical library:		NO
User login:			cs241asp25bu
Date:				2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
ToolIdentifier: 		VOLTUS
Application version: 		Voltus Version: 23.14-s089_1 voltus_libGen Version 23.14-XP-2025-03-06.gilberth (03/06/2025 02:08:07)
Number of cells in library:	636
==============================================================================

Cell: A2O1A1Ixp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: A2O1A1Ixp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: A2O1A1Ixp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: A2O1A1O1Ixp25_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: A2O1A1O1Ixp25_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: A2O1A1O1Ixp25_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x4_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x4_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x6_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x6_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND2x6_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x4_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x4_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND3x4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND4x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND4x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND4x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND4x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND4x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND4x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND5x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND5x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND5x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND5x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND5x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AND5x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO211x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO211x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO211x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO21x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO21x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO21x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO21x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO21x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO21x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO221x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO221x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO221x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO221x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO221x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO221x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO222x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO222x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO222x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO22x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO22x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO22x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO22x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO22x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO22x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO31x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO31x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO31x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO322x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO322x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO322x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO32x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO32x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO32x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO32x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO32x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO32x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO331x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO331x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO331x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO331x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO331x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO331x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO332x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO332x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO332x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO332x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO332x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO332x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO333x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO333x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO333x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO333x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO333x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO333x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO33x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO33x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AO33x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI211x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI211x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI211x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI211xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI211xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI211xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI21xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI221x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI221x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI221x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI221xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI221xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI221xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI222xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI222xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI222xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI22xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI311xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI311xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI311xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI31xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI31xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI31xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI31xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI31xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI31xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI321xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI321xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI321xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI322xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI322xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI322xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI32xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI32xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI32xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI331xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI331xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI331xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI332xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI332xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI332xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI333xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI333xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI333xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI33xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI33xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: AOI33xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ASYNC_DFFHx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    RESET         RESET           INPUT           SIGNAL          LISD, V0, M1
    SET           SET             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: RESET           Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SET             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ASYNC_DFFHx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    RESET         RESET           INPUT           SIGNAL          LISD, V0, M1
    SET           SET             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: RESET           Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SET             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ASYNC_DFFHx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    RESET         RESET           INPUT           SIGNAL          LISD, V0, M1
    SET           SET             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: RESET           Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SET             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx10_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx10_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx10_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx12_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx12_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx12_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx12f_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9720, 2700)
Real Bounding Box: (0, -90) - (9720, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx12f_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9720, 2700)
Real Bounding Box: (0, -90) - (9720, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx12f_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9720, 2700)
Real Bounding Box: (0, -90) - (9720, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx16f_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx16f_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx16f_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx24_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16200, 2700)
Real Bounding Box: (0, -90) - (16200, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx24_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16200, 2700)
Real Bounding Box: (0, -90) - (16200, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx24_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16200, 2700)
Real Bounding Box: (0, -90) - (16200, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx3_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx3_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx4_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx4_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx4f_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx4f_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx4f_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx5_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx5_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx6f_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx6f_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx6f_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx8_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx8_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: BUFx8_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx10_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (12960, 2700)
Real Bounding Box: (0, -90) - (12960, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx10_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (12960, 2700)
Real Bounding Box: (0, -90) - (12960, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx10_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (12960, 2700)
Real Bounding Box: (0, -90) - (12960, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx11_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx11_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx11_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx12_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx12_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx12_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx14_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (15120, 2700)
Real Bounding Box: (0, -90) - (15120, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx14_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (15120, 2700)
Real Bounding Box: (0, -90) - (15120, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx14_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (15120, 2700)
Real Bounding Box: (0, -90) - (15120, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx16_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16200, 2700)
Real Bounding Box: (0, -90) - (16200, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx16_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16200, 2700)
Real Bounding Box: (0, -90) - (16200, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx16_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16200, 2700)
Real Bounding Box: (0, -90) - (16200, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx20_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (20520, 2700)
Real Bounding Box: (0, -90) - (20520, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx20_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (20520, 2700)
Real Bounding Box: (0, -90) - (20520, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx20_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (20520, 2700)
Real Bounding Box: (0, -90) - (20520, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx5p33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx5p33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx5p33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx6p67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (12960, 2700)
Real Bounding Box: (0, -90) - (12960, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx6p67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (12960, 2700)
Real Bounding Box: (0, -90) - (12960, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx6p67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (12960, 2700)
Real Bounding Box: (0, -90) - (12960, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx8_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx8_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx8_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx9p33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (15120, 2700)
Real Bounding Box: (0, -90) - (15120, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx9p33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (15120, 2700)
Real Bounding Box: (0, -90) - (15120, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: CKINVDCx9p33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (15120, 2700)
Real Bounding Box: (0, -90) - (15120, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx10_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx10_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx10_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx2b_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx2b_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx2b_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx4_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx4_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx6_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx6_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DECAPx6_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx3_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx3_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQNx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQx4_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQx4_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFHQx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    QN            QN              OUTPUT          SIGNAL          LISD
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    QN            QN              OUTPUT          SIGNAL          LISD
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    QN            QN              OUTPUT          SIGNAL          LISD
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx3_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx3_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQNx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQx4_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQx4_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DFFLQx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx1_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx1_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx3_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9180, 2700)
Real Bounding Box: (0, -90) - (9180, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx3_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9180, 2700)
Real Bounding Box: (0, -90) - (9180, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DHLx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9180, 2700)
Real Bounding Box: (0, -90) - (9180, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx1_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx1_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx3_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9180, 2700)
Real Bounding Box: (0, -90) - (9180, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx3_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9180, 2700)
Real Bounding Box: (0, -90) - (9180, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: DLLx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (9180, 2700)
Real Bounding Box: (0, -90) - (9180, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    Q             Q               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Q               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FAx1_ASAP7_75t_L    Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    SN            SN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1
    B             B               INPUT           SIGNAL          LISD, V0, M1
    CI            CI              INPUT           SIGNAL          LISD, V0, M1
    CON           CON             OUTPUT          SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: CI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: CON             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FAx1_ASAP7_75t_R    Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    SN            SN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1
    B             B               INPUT           SIGNAL          LISD, V0, M1
    CI            CI              INPUT           SIGNAL          LISD, V0, M1
    CON           CON             OUTPUT          SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: CI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: CON             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FAx1_ASAP7_75t_SL   Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    SN            SN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1
    B             B               INPUT           SIGNAL          LISD, V0, M1
    CI            CI              INPUT           SIGNAL          LISD, V0, M1
    CON           CON             OUTPUT          SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: CI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: CON             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FILLER_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1080, 2700)
Real Bounding Box: (0, -90) - (1080, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FILLER_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1080, 2700)
Real Bounding Box: (0, -90) - (1080, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FILLER_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1080, 2700)
Real Bounding Box: (0, -90) - (1080, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FILLERxp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (540, 2700)
Real Bounding Box: (0, -90) - (540, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FILLERxp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (540, 2700)
Real Bounding Box: (0, -90) - (540, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: FILLERxp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (540, 2700)
Real Bounding Box: (0, -90) - (540, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HAxp5_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    CON           CON             OUTPUT          SIGNAL          LISD
    SN            SN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: CON             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HAxp5_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    CON           CON             OUTPUT          SIGNAL          LISD
    SN            SN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: CON             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HAxp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    CON           CON             OUTPUT          SIGNAL          LISD
    SN            SN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: CON             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB1xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB1xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB1xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB2xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB2xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB2xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB3xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB3xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB3xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB4xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB4xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: HB4xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx1_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9720, 2700)
Real Bounding Box: (0, -90) - (9720, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx1_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (9720, 2700)
Real Bounding Box: (0, -90) - (9720, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (9720, 2700)
Real Bounding Box: (0, -90) - (9720, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10260, 2700)
Real Bounding Box: (0, -90) - (10260, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10260, 2700)
Real Bounding Box: (0, -90) - (10260, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10260, 2700)
Real Bounding Box: (0, -90) - (10260, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx2p67DC_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx2p67DC_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx2p67DC_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx3_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx3_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx4DC_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx4DC_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx4DC_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx4_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx4_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11340, 2700)
Real Bounding Box: (0, -90) - (11340, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx5_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx5_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (11880, 2700)
Real Bounding Box: (0, -90) - (11880, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    ENA           ENA             INPUT           SIGNAL          LISD
    GCLK          GCLK            OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 7 / 7
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               4 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx5p33DC_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx5p33DC_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx5p33DC_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx6p67DC_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx6p67DC_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx6p67DC_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx8DC_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx8DC_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: ICGx8DC_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (25940, 2700)
Real Bounding Box: (0, -90) - (25940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    GCLK          GCLK            OUTPUT          SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    CLK           CLK             INPUT           SIGNAL          LISD, V0, M1
    ENA           ENA             INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 13 / 13
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               7 / - (-)                                          LISD, V0, M1

  Net: ENA             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: GCLK            Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 9 / 9
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               5 / - (-)                                          LISD, V0, M1

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx11_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx11_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx11_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx13_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx13_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx13_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx1_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx1_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx3_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx3_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx4_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx4_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx5_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx5_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx6_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx6_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx6_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx8_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx8_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVx8_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVxp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVxp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVxp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVxp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVxp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: INVxp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  4/4  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 4
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJIxp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJIxp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJIxp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJx2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJx2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJx3_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJx3_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: MAJx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x1p5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x1p5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x1p5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND2xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND3xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND4xp25_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND4xp25_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND4xp25_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND4xp75_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND4xp75_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND4xp75_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND5xp2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND5xp2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NAND5xp2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x1p5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x1p5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x1p5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2160, 2700)
Real Bounding Box: (0, -90) - (2160, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR2xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (10800, 2700)
Real Bounding Box: (0, -90) - (10800, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR3xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR4xp25_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR4xp25_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR4xp25_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR4xp75_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR4xp75_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR4xp75_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7560, 2700)
Real Bounding Box: (0, -90) - (7560, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR5xp2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR5xp2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: NOR5xp2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: O2A1O1Ixp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: O2A1O1Ixp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: O2A1O1Ixp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: O2A1O1Ixp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: O2A1O1Ixp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: O2A1O1Ixp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA211x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA211x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA211x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA21x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA21x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA21x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA221x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA221x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA221x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8640, 2700)
Real Bounding Box: (0, -90) - (8640, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA222x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA222x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA222x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA22x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA22x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA22x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA31x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA31x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA31x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (8100, 2700)
Real Bounding Box: (0, -90) - (8100, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA331x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA331x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA331x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA331x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA331x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA331x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA332x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA332x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA332x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA332x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA332x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA332x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA333x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA333x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA333x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA333x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA333x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA333x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA33x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA33x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OA33x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI211xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI211xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI211xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI21xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (2700, 2700)
Real Bounding Box: (0, -90) - (2700, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI221xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI221xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI221xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI222xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI222xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI222xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI22xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI311xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI311xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI311xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI31xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI31xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI31xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI31xp67_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI31xp67_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI31xp67_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (7020, 2700)
Real Bounding Box: (0, -90) - (7020, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI321xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI321xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI321xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI322xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI322xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI322xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI32xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI32xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI32xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI331xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI331xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI331xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  10/10  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 10
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI332xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI332xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI332xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  11/11  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5400, 2700)
Real Bounding Box: (0, -90) - (5400, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 11
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI333xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI333xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI333xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  12/12  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 12
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    C1            C1              INPUT           SIGNAL          LISD
    C2            C2              INPUT           SIGNAL          LISD
    C3            C3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI33xp33_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI33xp33_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OAI33xp33_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  9/9  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 9
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A1            A1              INPUT           SIGNAL          LISD
    A2            A2              INPUT           SIGNAL          LISD
    A3            A3              INPUT           SIGNAL          LISD
    B1            B1              INPUT           SIGNAL          LISD
    B2            B2              INPUT           SIGNAL          LISD
    B3            B3              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: A3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B1              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B2              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B3              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x4_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x4_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x6_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x6_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR2x6_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x1_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x1_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3240, 2700)
Real Bounding Box: (0, -90) - (3240, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x4_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x4_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR3x4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  6/6  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 6
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR4x1_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR4x1_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR4x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (3780, 2700)
Real Bounding Box: (0, -90) - (3780, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR4x2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR4x2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR4x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR5x1_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR5x1_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR5x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4320, 2700)
Real Bounding Box: (0, -90) - (4320, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR5x2_ASAP7_75t_L   Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR5x2_ASAP7_75t_R   Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: OR5x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  8/8  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 8
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    C             C               INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    E             E               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: C               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: E               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    D             D               INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    D             D               INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    D             D               INPUT           SIGNAL          LISD, V0, M1
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 3 / 3
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               2 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx3_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14580, 2700)
Real Bounding Box: (0, -90) - (14580, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx3_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14580, 2700)
Real Bounding Box: (0, -90) - (14580, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14580, 2700)
Real Bounding Box: (0, -90) - (14580, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx4_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (16740, 2700)
Real Bounding Box: (0, -90) - (16740, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx4_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (16740, 2700)
Real Bounding Box: (0, -90) - (16740, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFHx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16740, 2700)
Real Bounding Box: (0, -90) - (16740, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (13500, 2700)
Real Bounding Box: (0, -90) - (13500, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14040, 2700)
Real Bounding Box: (0, -90) - (14040, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx3_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14580, 2700)
Real Bounding Box: (0, -90) - (14580, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx3_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (14580, 2700)
Real Bounding Box: (0, -90) - (14580, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx3_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (14580, 2700)
Real Bounding Box: (0, -90) - (14580, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx4_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (16740, 2700)
Real Bounding Box: (0, -90) - (16740, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx4_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (16740, 2700)
Real Bounding Box: (0, -90) - (16740, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: SDFLx4_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  7/7  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (16740, 2700)
Real Bounding Box: (0, -90) - (16740, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD, V0, M1
Number of Pins: 7
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    CLK           CLK             INPUT           SIGNAL          LISD
    D             D               INPUT           SIGNAL          LISD
    QN            QN              OUTPUT          SIGNAL          LISD
    SE            SE              INPUT           SIGNAL          LISD, V0, M1
    SI            SI              INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: CLK             Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: D               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: QN              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: SE              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: SI              Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TAPCELL_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (1080, 2700)
Real Bounding Box: (0, -90) - (1080, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TAPCELL_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1080, 2700)
Real Bounding Box: (0, -90) - (1080, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TAPCELL_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1080, 2700)
Real Bounding Box: (0, -90) - (1080, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TAPCELL_WITH_FILLER_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TAPCELL_WITH_FILLER_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TAPCELL_WITH_FILLER_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  2/2  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Number of Pins: 2
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TIEHIx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  3/3  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 3
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    H             H               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: H               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TIEHIx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  3/3  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 3
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    H             H               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: H               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TIEHIx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  3/3  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 3
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    H             H               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: H               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TIELOx1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  3/3  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 3
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    L             L               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: L               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TIELOx1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  3/3  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 3
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    L             L               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: L               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: TIELOx1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  3/3  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (1620, 2700)
Real Bounding Box: (0, -90) - (1620, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 3
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    L             L               OUTPUT          SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD

PowerGrid Views

  Net: L               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    B             B               INPUT           SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    A             A               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XNOR2xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2x1_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2x1_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2x1_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (6480, 2700)
Real Bounding Box: (0, -90) - (6480, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD, V0, M1
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD, V0, M1

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 5 / 5
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               3 / - (-)                                          LISD, V0, M1

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2x2_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2x2_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2x2_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (5940, 2700)
Real Bounding Box: (0, -90) - (5940, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2xp5_ASAP7_75t_L  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:40 (2025-Jun-02 20:05:40 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2xp5_ASAP7_75t_R  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:43 (2025-Jun-02 20:05:43 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

Cell: XOR2xp5_ASAP7_75t_SL  Type: STDCELL         Power Grid Views:  Early  5/5  EM  (-> Early)  IR  (-> Early)   Dynamic Tap Current views:  -/-   Power Gate Views:  -/- 
Date Created: 2025-Jun-02 13:05:41 (2025-Jun-02 20:05:41 GMT)
Last Modified: 2025-Jun-02 13:05:44 (2025-Jun-02 20:05:44 GMT)
Bounding Box: (0, 0) - (4860, 2700)
Real Bounding Box: (0, -90) - (4860, 2790)
Origin: (0, 0)
Foreign: (0, 0)
Total power-net capacitance : 0             
Total ground-net capacitance : 0             
Total power-net internal-load : 0             
Total ground-net internal-load : 0             
Total power-net current : 0             
Total ground-net current : 0             
Temperature: 25            
Technology: ASAP7_9M3222  
md5sum of techfile: ccbf49262f0cc97103ed84dfdfaf68ed
Layers containing obstructions: LISD
Number of Pins: 5
Tap Node Distance : 50um

  Pin Name        Net Name        Direction       Type            Library Layers
    A             A               INPUT           SIGNAL          LISD
    B             B               INPUT           SIGNAL          LISD
    VDD           VDD             INOUT           POWER           LISD
    VSS           VSS             INOUT           GROUND          LISD
    Y             Y               OUTPUT          SIGNAL          LISD

PowerGrid Views

  Net: A               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: B               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VDD             Supply Type: POWER           Supply Voltage: 0.7000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: VSS             Supply Type: GROUND          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD

  Net: Y               Supply Type: SIGNAL          Supply Voltage: 0.0000  
			Number of partitions Promoted / Internal: 1 / 1
    View                 Resistors       Taps / Total Current (Total Worstcase Current )    Library Layers
      TECH               0               1 / - (-)                                          LISD
