// Seed: 1437690997
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    output tri1 id_8,
    output wor id_9
);
  logic id_11;
  ;
  assign module_1._id_10 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_3  = 32'd59
) (
    output wand id_0,
    output wor id_1,
    input tri1 id_2,
    input wand _id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9,
    input supply0 _id_10
);
  logic [id_3 : id_10] id_12 = 1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5,
      id_9,
      id_5,
      id_0,
      id_7,
      id_5,
      id_1,
      id_1
  );
  wire [-1 : id_3] id_13;
endmodule
