//! Signal lowering (producer): the pure-vector lowerer and the program
//! entry points. The terminal step calls the boundary/body checks in
//! `check.rs`, so every admission guard there also binds the producer
//! (plan provenance: §4.8).

use super::check::collect_prepared_ids;
use super::check::{verify_plan_prepared_boundary, verify_pure_vector_bodies};
use super::program::*;
use super::tables::mutable_table_name;
use crate::schedule::SchedulingStrategy;
use crate::signal_fir::ControlRateMode;
use crate::signal_fir::FirOrigins;
use crate::signal_fir::leaf_emit;
use crate::signal_fir::vector::analysis::wrtbl_is_readonly;
use crate::signal_fir::vector::clock_ad::{ClockGuard, VerifiedVectorClockAdPlan};
use crate::signal_fir::vector::cse::{
    materialize_shared_values, materialize_shared_values_promoted,
};
use crate::signal_fir::vector::plan::VerifiedVectorPlan;
use crate::signal_fir::vector::recursion::{decode_group_projection, decode_symbolic_group_bodies};
use crate::signal_fir::vector::route::{
    RouteResolution, VectorLoopRegion, VectorRegion, VectorRouteSession, value_fir_type,
};
use crate::signal_fir::vector::siggen::interpret_generator;
use crate::signal_fir::vector::state::{VectorDelayStorage, VerifiedVectorStatePlan};
use crate::signal_fir::vector::verify::{Placement, SignalRecord, ValueType};
use crate::signal_prepare::VerifiedPreparedSignals;
use fir::{
    AccessType, FirBinOp, FirBuilder, FirId, FirMatch, FirMathOp, FirStore, FirType, match_fir,
};
use signals::{BinOp, SigId, SigMatch, dump_sig_readable, match_sig};
use std::collections::{BTreeMap, BTreeSet, HashSet};
use tlib::{match_sym_ref, tree_to_int, tree_to_str};

#[derive(Clone, Copy, Debug, PartialEq, Eq, PartialOrd, Ord)]
enum LowerScope {
    Control,
    Loop(u64),
}
impl LowerScope {
    fn region(self) -> VectorRegion {
        match self {
            Self::Control => VectorRegion::Control,
            Self::Loop(loop_id) => VectorRegion::Loop(loop_id),
        }
    }
}

/// Traversal cursor for one lowering session: the per-region value cache and
/// the in-progress (cycle-guard) signal set, threaded together through every
/// recursive lowering call instead of as two separate `&mut` arguments.
struct LowerCursor<'c> {
    /// Values already lowered in the current region.
    cache: &'c mut BTreeMap<u64, FirId>,
    /// Signals currently being lowered, per scope (cycle guard).
    active: &'c mut BTreeSet<(LowerScope, u64)>,
}

/// Adapter implementing [`leaf_emit::LeafPrototypes`] over the vector
/// lowerer's prototype containers.
struct VectorProtoSink<'a> {
    /// Used math intrinsics.
    math_ops: &'a mut HashSet<FirMathOp>,
    /// Used integer helper names.
    int_helpers: &'a mut BTreeSet<&'static str>,
}

impl leaf_emit::LeafPrototypes for VectorProtoSink<'_> {
    fn note_math_op(&mut self, op: FirMathOp) {
        self.math_ops.insert(op);
    }
    fn note_int_helper(&mut self, name: &'static str) {
        self.int_helpers.insert(name);
    }
}
struct PureVectorLowerer<'a> {
    prepared: &'a VerifiedPreparedSignals,
    ui: &'a ui::UiProgram,
    session: VectorRouteSession<'a>,
    store: FirStore,
    fir_origins: FirOrigins,
    real_type: FirType,
    num_inputs: usize,
    signal_ids: BTreeMap<u64, SigId>,
    input_declarations: Vec<FirId>,
    input_aliases: BTreeSet<usize>,
    static_declarations: Vec<FirId>,
    waveform_tables: BTreeMap<u64, String>,
    readonly_tables: BTreeMap<u64, (String, usize, FirType)>,
    mutable_tables: BTreeMap<u64, (String, usize, FirType)>,
    table_declarations: Vec<FirId>,
    table_init_statements: Vec<FirId>,
    table_stores: BTreeMap<u64, Vec<FirId>>,
    math_ops: HashSet<FirMathOp>,
    int_helpers: BTreeSet<&'static str>,
    state_plan: Option<&'a VerifiedVectorStatePlan>,
    ui_stores: BTreeMap<LowerScope, Vec<FirId>>,
    upsampling_domains: BTreeMap<u64, u64>,
    /// Control-rate evaluation scheduling (`-ec`), plan phase 5.
    control_rate_mode: ControlRateMode,
    /// Per-zone UI snapshot names under `-ec` (zone name → snapshot field).
    ui_snapshots: BTreeMap<String, String>,
    /// Snapshot stores emitted into `control` under `-ec`.
    snapshot_stores: Vec<FirId>,
    /// DSP struct fields created by `-ec` promotion.
    promoted_control_fields: Vec<(String, FirType)>,
    /// Counter for `fSlow` snapshot names.
    snapshot_counter: u32,
    /// Whether table generators are folded or compiled into sub-modules.
    table_init_mode: crate::signal_fir::TableInitMode,
    table_init_sample_rate: Option<i32>,
    /// Enclosing module name, for `{module}SIG{k}`.
    module_name: String,
    /// Delay policy inherited by a generator sub-module.
    max_copy_delay: u32,
    /// Delay policy inherited by a generator sub-module.
    delay_line_threshold: u32,
    /// `SubModule` nodes built for generated tables, in allocation order.
    sub_modules: Vec<FirId>,
    /// Next `{module}SIG{k}` index.
    sub_module_counter: u32,
    /// Scheduling strategy inherited by a generator sub-module.
    scheduling_strategy: SchedulingStrategy,
    /// Signal-level table protection contract (`-ct`); gates the staging
    /// debug assertion (`debug_assert_index_checked`) and is inherited by
    /// generator sub-modules.
    check_table: bool,
    /// Fill statements for file-scope generated tables; these belong to
    /// `staticInit`, not `instanceConstants` — a static table is shared, so it
    /// is filled once per class, exactly as in the scalar path.
    static_init_statements: Vec<FirId>,
}
/// Lowers actual effect-free prepared signals into planned vector regions.
///
/// CSE is run once per control/loop region with loop-id-derived temporary names.
/// No stateful or effectful node is accepted, and this artifact is not yet
/// connected to backend module assembly.
pub fn lower_pure_vector_program(
    prepared: &VerifiedPreparedSignals,
    verified_plan: &VerifiedVectorPlan,
    strategy: SchedulingStrategy,
    real_type: FirType,
    num_inputs: usize,
) -> Result<VerifiedPureVectorProgram, PureVectorLowerError> {
    let ui = ui::UiProgram::empty();
    let context = VectorLoweringContext {
        ui: &ui,
        strategy,
        real_type,
        num_inputs,
        control_rate_mode: ControlRateMode::InlinePerBlock,
        // `lower_pure_vector_program` is the pure-lowering unit-test entry point: it
        // exercises the pure lowering in isolation, with no enclosing module,
        // so it keeps the folding mode and never builds a sub-module.
        module_name: "mydsp",
        table_init_mode: crate::signal_fir::TableInitMode::Const,
        table_init_sample_rate: None,
        max_copy_delay: 0,
        delay_line_threshold: 0,
        check_table: true,
    };
    lower_vector_program_impl(prepared, verified_plan, None, None, &context)
}
/// Lowers the supported vector subset using authoritative state and clock
/// artifacts. Forward AD needs no special carrier after propagation and enters
/// through the ordinary pointwise cases below.
pub fn lower_vector_program(
    prepared: &VerifiedPreparedSignals,
    verified_plan: &VerifiedVectorPlan,
    state_plan: &VerifiedVectorStatePlan,
    clock_plan: &VerifiedVectorClockAdPlan,
    context: &VectorLoweringContext<'_>,
) -> Result<VerifiedPureVectorProgram, PureVectorLowerError> {
    if state_plan.vector_plan() != verified_plan.plan()
        || clock_plan.vector_plan() != verified_plan.plan()
    {
        return Err(PureVectorLowerError::BodyEvidence {
            detail: "P6 artifacts do not belong to the selected vector plan".to_owned(),
        });
    }
    lower_vector_program_impl(
        prepared,
        verified_plan,
        Some(state_plan),
        Some(clock_plan),
        context,
    )
}
pub(super) fn lower_vector_program_impl<'a>(
    prepared: &'a VerifiedPreparedSignals,
    verified_plan: &'a VerifiedVectorPlan,
    state_plan: Option<&'a VerifiedVectorStatePlan>,
    clock_plan: Option<&'a VerifiedVectorClockAdPlan>,
    context: &VectorLoweringContext<'a>,
) -> Result<VerifiedPureVectorProgram, PureVectorLowerError> {
    let timing_enabled = std::env::var_os("FAUST_RS_VECTOR_TIMING").is_some();
    let mut stage_started = std::time::Instant::now();
    let mut trace_stage = |stage: &str| {
        if timing_enabled {
            eprintln!(
                "[vector-lower-stage] {stage}: {:.3}s",
                stage_started.elapsed().as_secs_f64()
            );
        }
        stage_started = std::time::Instant::now();
    };
    if !matches!(context.real_type, FirType::Float32 | FirType::Float64) {
        return Err(PureVectorLowerError::InvalidRealType(
            context.real_type.clone(),
        ));
    }
    let signal_ids = collect_prepared_ids(prepared);
    verify_plan_prepared_boundary(
        prepared,
        context.ui,
        verified_plan.plan(),
        &signal_ids,
        state_plan,
        clock_plan,
    )?;
    trace_stage("prepared-boundary");
    let mut store = FirStore::new();
    let (session, transport_declarations) = if let Some(clock_plan) = clock_plan {
        VectorRouteSession::new_with_clock_plan(
            verified_plan,
            clock_plan,
            context.strategy,
            context.real_type.clone(),
            &mut store,
        )?
    } else {
        VectorRouteSession::new(
            verified_plan,
            context.strategy,
            context.real_type.clone(),
            &mut store,
        )?
    };
    trace_stage("route-session");
    // Signals whose inferred clock environment is a counted upsampling
    // domain; ZeroPad gating needs that domain's fire index.
    let upsampling_domains = clock_plan
        .map(|clock_plan| {
            clock_plan
                .plan()
                .clock_islands
                .iter()
                .filter(|island| island.guard == ClockGuard::CountedUpsampling)
                .flat_map(|island| {
                    island
                        .signal_ids
                        .iter()
                        .map(|&signal_id| (signal_id, island.domain_id))
                })
                .collect::<BTreeMap<_, _>>()
        })
        .unwrap_or_default();
    let mut lowerer = PureVectorLowerer {
        prepared,
        ui: context.ui,
        session,
        store,
        fir_origins: FirOrigins::new(),
        real_type: context.real_type.clone(),
        num_inputs: context.num_inputs,
        signal_ids,
        input_declarations: Vec::new(),
        input_aliases: BTreeSet::new(),
        static_declarations: Vec::new(),
        waveform_tables: BTreeMap::new(),
        readonly_tables: BTreeMap::new(),
        mutable_tables: BTreeMap::new(),
        table_declarations: Vec::new(),
        table_init_statements: Vec::new(),
        table_stores: BTreeMap::new(),
        math_ops: HashSet::new(),
        int_helpers: BTreeSet::new(),
        state_plan,
        ui_stores: BTreeMap::new(),
        upsampling_domains,
        control_rate_mode: context.control_rate_mode,
        ui_snapshots: BTreeMap::new(),
        snapshot_stores: Vec::new(),
        promoted_control_fields: Vec::new(),
        snapshot_counter: 0,
        table_init_mode: context.table_init_mode,
        table_init_sample_rate: context.table_init_sample_rate,
        module_name: context.module_name.to_owned(),
        max_copy_delay: context.max_copy_delay,
        delay_line_threshold: context.delay_line_threshold,
        sub_modules: Vec::new(),
        sub_module_counter: 0,
        scheduling_strategy: context.strategy,
        check_table: context.check_table,
        static_init_statements: Vec::new(),
    };

    let (control_ids, control_values) = lowerer.lower_control_roots().inspect_err(|_error| {
        trace_stage("control-lowering-failed");
    })?;
    trace_stage("control-lowering");
    let external_control = lowerer.control_rate_mode.is_external();
    let mut control_statements =
        lowerer.materialize_control_section(&control_ids, &control_values)?;

    let layout = lowerer.session.layout().loops().to_vec();
    let mut regions = Vec::with_capacity(layout.len());
    for region in &layout {
        regions.push(lowerer.lower_region_body(region)?);
    }
    trace_stage("loop-lowering");

    // Phase 5 split: under external control the externalizable statements
    // (UI snapshots first, then promoted control roots and control-scope UI
    // stores) form the `control` body; only the input channel aliases stay
    // in the compute preamble. Classic mode keeps the single interleaved
    // list with the aliases spliced in front, byte-identical to before.
    let (control_statements, external_control_statements) = if external_control {
        let mut external = lowerer.snapshot_stores.clone();
        external.extend(control_statements.iter().copied());
        (lowerer.input_declarations.clone(), external)
    } else {
        control_statements.splice(0..0, lowerer.input_declarations.iter().copied());
        (control_statements, Vec::new())
    };
    let routed = lowerer.session.finish(&lowerer.store)?;
    if timing_enabled {
        for transport in &verified_plan.plan().transports {
            eprintln!(
                "[vector-lower-transport] id={} signal={} producer={} consumer={}",
                transport.transport_id,
                transport.signal_id,
                transport.producer_loop,
                transport.consumer_loop
            );
        }
    }
    let verified_control_section: Vec<FirId> = external_control_statements
        .iter()
        .chain(control_statements.iter())
        .copied()
        .collect();
    verify_pure_vector_bodies(
        verified_plan.plan(),
        &routed,
        &transport_declarations,
        &verified_control_section,
        &regions,
        state_plan,
        &lowerer.store,
    )?;
    trace_stage("route-and-body-verification");
    Ok(VerifiedPureVectorProgram {
        store: lowerer.store,
        origins: lowerer.fir_origins,
        static_declarations: lowerer.static_declarations,
        table_declarations: lowerer.table_declarations,
        table_init_statements: lowerer.table_init_statements,
        static_init_statements: lowerer.static_init_statements,
        sub_modules: lowerer.sub_modules,
        mutable_tables: lowerer.mutable_tables,
        transport_declarations,
        control_statements,
        external_control_statements,
        control_state_fields: lowerer.promoted_control_fields,
        regions,
        routed,
        math_ops: lowerer.math_ops,
        int_helpers: lowerer.int_helpers,
    })
}
impl PureVectorLowerer<'_> {
    fn sig(&self, signal_id: u64) -> Result<SigId, PureVectorLowerError> {
        self.signal_ids
            .get(&signal_id)
            .copied()
            .ok_or(PureVectorLowerError::MissingPreparedSignal { signal_id })
    }

    fn record(&self, signal_id: u64) -> Result<SignalRecord, PureVectorLowerError> {
        self.session
            .plan()
            .signals
            .iter()
            .find(|record| record.signal_id == signal_id)
            .cloned()
            .ok_or(PureVectorLowerError::MissingPreparedSignal { signal_id })
    }

    /// Lowers every control-placed signal, in plan order, into the shared
    /// control cache. Returns the control signal ids with their raw values.
    fn lower_control_roots(&mut self) -> Result<(Vec<u64>, Vec<FirId>), PureVectorLowerError> {
        let mut control_cache = BTreeMap::new();
        let mut active = BTreeSet::new();
        let control_ids = self
            .session
            .plan()
            .signals
            .iter()
            .filter_map(|record| {
                (record.placement == Placement::Control).then_some(record.signal_id)
            })
            .collect::<Vec<_>>();
        let mut control_values = Vec::with_capacity(control_ids.len());
        for &signal_id in &control_ids {
            let sig = self.sig(signal_id)?;
            match self.lower_control(
                sig,
                &mut LowerCursor {
                    cache: &mut control_cache,
                    active: &mut active,
                },
            ) {
                Ok(value) => control_values.push(value),
                Err(error) => {
                    return Err(error);
                }
            }
        }
        Ok((control_ids, control_values))
    }

    /// Materializes the control section (CSE + optional external-control
    /// promotion), appends the control-scope UI stores, and defines every
    /// control value for routing. Returns the control statements.
    fn materialize_control_section(
        &mut self,
        control_ids: &[u64],
        control_values: &[FirId],
    ) -> Result<Vec<FirId>, PureVectorLowerError> {
        // Phase 5: under external control the shared control-root temporaries are
        // promoted to DSP struct fields (their stores move to `control`, while
        // vector transport fills in `compute` read them back), mirroring the
        // scalar konst-escape promotion (plan provenance: §4.4). Classic mode
        // keeps stack locals.
        let external_control = self.control_rate_mode.is_external();
        let (mut control_statements, rewritten_control_values) = if external_control {
            let (statements, rewritten, fields) = materialize_region_roots_promoted(
                &mut self.store,
                control_values,
                VectorRegion::Control,
            )?;
            self.promoted_control_fields.extend(fields);
            (statements, rewritten)
        } else {
            materialize_region_roots(&mut self.store, control_values, VectorRegion::Control)?
        };
        control_statements.extend(
            self.ui_stores
                .remove(&LowerScope::Control)
                .unwrap_or_default(),
        );
        for (&signal_id, &value) in control_ids.iter().zip(&rewritten_control_values) {
            let sig = self.sig(signal_id)?;
            self.fir_origins
                .record_signal(value, sig, self.prepared.origins());
            self.session.define_control(signal_id, value, &self.store)?;
        }

        Ok(control_statements)
    }

    /// Lowers one planned loop region: every non-structural root, the
    /// region-local CSE with table prefixes, routing definitions, and the
    /// region's UI stores. Returns the finished region body.
    fn lower_region_body(
        &mut self,
        region: &VectorLoopRegion,
    ) -> Result<PureVectorRegionBody, PureVectorLowerError> {
        let mut local_cache = BTreeMap::new();
        let mut active = BTreeSet::new();
        let mut materialized_roots = Vec::with_capacity(region.roots.len());
        for &root in &region.roots {
            let sig = self.sig(root)?;
            let structural_tuple = self
                .session
                .plan()
                .signals
                .iter()
                .find(|signal| signal.signal_id == root)
                .is_some_and(|signal| signal.structural);
            // Symbolic recursion groups and references are structural tuple
            // carriers. Their selected bodies are scheduled as independent
            // executable roots, so evaluating the carrier here would duplicate
            // those bodies in the carrier's loop and invent cross-loop uses.
            if structural_tuple {
                continue;
            }
            let value = self.lower_in_loop(
                region.loop_id,
                sig,
                &mut LowerCursor {
                    cache: &mut local_cache,
                    active: &mut active,
                },
            )?;
            materialized_roots.push((root, value));
        }
        let root_values = materialized_roots
            .iter()
            .map(|(_, value)| *value)
            .collect::<Vec<_>>();
        let (mut statements, rewritten_roots) = materialize_region_roots_with_prefix(
            &mut self.store,
            &root_values,
            VectorRegion::Loop(region.loop_id),
            self.table_stores
                .remove(&region.loop_id)
                .unwrap_or_default(),
            &format!("fVecL{}Temp", region.loop_id),
            &format!("iVecL{}Temp", region.loop_id),
        )?;
        for ((root, _), &value) in materialized_roots.iter().zip(&rewritten_roots) {
            local_cache.insert(*root, value);
            let sig = self.sig(*root)?;
            self.fir_origins
                .record_signal(value, sig, self.prepared.origins());
        }

        let mut stores = Vec::new();
        for (&signal_id, &value) in &local_cache {
            stores.extend(self.session.define_in_loop(
                region.loop_id,
                signal_id,
                value,
                &mut self.store,
            )?);
        }
        let transported_values = stores
            .iter()
            .filter_map(|statement| match match_fir(&self.store, *statement) {
                FirMatch::StoreTable { value, .. } => Some(value),
                _ => None,
            })
            .collect::<BTreeSet<_>>();
        statements.retain(|statement| {
            !matches!(
                match_fir(&self.store, *statement),
                FirMatch::Drop(value) if transported_values.contains(&value)
            )
        });
        statements.extend(
            self.ui_stores
                .remove(&LowerScope::Loop(region.loop_id))
                .unwrap_or_default(),
        );
        statements.extend(stores);
        Ok(PureVectorRegionBody {
            loop_id: region.loop_id,
            statements,
        })
    }

    fn lower_control(
        &mut self,
        sig: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let signal_id = u64::from(sig.as_u32());
        if let Some(value) = cur.cache.get(&signal_id).copied() {
            return Ok(value);
        }
        let record = self.record(signal_id)?;
        if record.placement != Placement::Control {
            return Err(PureVectorLowerError::InvalidControlDependency { signal_id });
        }
        let scope = LowerScope::Control;
        if !cur.active.insert((scope, signal_id)) {
            return Err(PureVectorLowerError::PureCycle {
                signal_id,
                region: scope.region(),
            });
        }
        let value = self.lower_raw(scope, sig, cur)?;
        cur.active.remove(&(scope, signal_id));
        self.check_type(signal_id, value)?;
        cur.cache.insert(signal_id, value);
        self.fir_origins
            .record_signal(value, sig, self.prepared.origins());
        Ok(value)
    }

    fn lower_in_loop(
        &mut self,
        loop_id: u64,
        sig: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let signal_id = u64::from(sig.as_u32());
        let record = self.record(signal_id)?;
        match record.placement {
            Placement::Control => {
                match self
                    .session
                    .resolve_in_loop(loop_id, signal_id, &mut self.store)?
                {
                    RouteResolution::Value(value) => return Ok(value),
                    RouteResolution::NeedsInlineLowering => unreachable!("control is never inline"),
                }
            }
            Placement::Owned(owner) if owner != loop_id => {
                return match self
                    .session
                    .resolve_in_loop(loop_id, signal_id, &mut self.store)?
                {
                    RouteResolution::Value(value) => Ok(value),
                    RouteResolution::NeedsInlineLowering => {
                        unreachable!("owned value is never inline")
                    }
                };
            }
            Placement::Inline | Placement::Owned(_) => {}
        }
        if let Some(value) = cur.cache.get(&signal_id).copied() {
            return Ok(value);
        }
        let scope = LowerScope::Loop(loop_id);
        if !cur.active.insert((scope, signal_id)) {
            return Err(PureVectorLowerError::PureCycle {
                signal_id,
                region: scope.region(),
            });
        }
        let value = self.lower_raw(scope, sig, cur)?;
        cur.active.remove(&(scope, signal_id));
        self.check_type(signal_id, value)?;
        cur.cache.insert(signal_id, value);
        self.fir_origins
            .record_signal(value, sig, self.prepared.origins());
        Ok(value)
    }

    fn lower_dep(
        &mut self,
        scope: LowerScope,
        sig: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        match scope {
            LowerScope::Control => self.lower_control(sig, cur),
            LowerScope::Loop(loop_id) => self.lower_in_loop(loop_id, sig, cur),
        }
    }

    /// A `Delay(value, amount)` read: literal zero folds to the value,
    /// positive literals read the planned history line, and a bounded
    /// variable amount reads through the interval-checked runtime index.
    fn lower_delay(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        value: SigId,
        amount: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        Ok(match match_sig(self.prepared.arena(), amount) {
            SigMatch::Int(amount_literal) if amount_literal >= 0 => {
                if amount_literal == 0 {
                    self.lower_dep(scope, value, cur)?
                } else {
                    self.lower_delay_read(
                        scope,
                        value,
                        u64::try_from(amount_literal).expect("non-negative i32 fits u64"),
                        cur,
                    )?
                }
            }
            _ => {
                let max_delay = sigtype::check_delay_interval(
                    self.prepared.sig_ty(amount).ok_or_else(|| {
                        PureVectorLowerError::UnsupportedSignal {
                            signal_id,
                            expression: "variable delay amount has no prepared type".to_owned(),
                        }
                    })?,
                )
                .map_err(|error| PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: format!("invalid variable delay interval: {error}"),
                })?;
                if max_delay == 0 {
                    self.lower_dep(scope, value, cur)?
                } else {
                    let amount_value = self.lower_dep(scope, amount, cur)?;
                    self.lower_delay_read_value(
                        value,
                        amount_value,
                        u64::try_from(max_delay).map_err(|_| {
                            PureVectorLowerError::UnsupportedSignal {
                                signal_id,
                                expression: "variable delay bound is negative".to_owned(),
                            }
                        })?,
                    )?
                }
            }
        })
    }

    /// A projection: symbolic back-edges may read implicit one-sample
    /// history when the accepted state plan proves the cross-loop alias
    /// shape; ordinary group projections lower their canonical body.
    fn lower_projection(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        sig: SigId,
        index: i32,
        group: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        Ok({
            if let Some(var) = match_sym_ref(self.prepared.arena(), group) {
                let bodies = self.symbolic_bodies_for_var(signal_id, var)?;
                let index = usize::try_from(index).map_err(|_| {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id,
                        expression: "negative symbolic recursion projection".to_owned(),
                    }
                })?;
                let canonical = if bodies.len() == 1 { 0 } else { index };
                let body = bodies.get(canonical).copied().ok_or_else(|| {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id,
                        expression: "symbolic recursion projection is out of bounds".to_owned(),
                    }
                })?;
                // C++ `getSignalDependencies` gives a symbolic back-edge
                // previous-sample semantics even when the selected body
                // has no explicit `sigDelay` occurrence. Use that implicit
                // history only when the accepted state plan proves this is
                // the X2b cross-loop alias shape; ordinary same-loop
                // recursion keeps its established lowering.
                let body_id = u64::from(body.as_u32());
                let cross_loop = matches!(
                    (
                        self.record(signal_id)?.placement,
                        self.record(body_id)?.placement,
                    ),
                    (Placement::Owned(from), Placement::Owned(to)) if from != to
                );
                let has_implicit_history = cross_loop
                    && self.state_plan.is_some_and(|plan| {
                        plan.plan()
                            .delays
                            .iter()
                            .any(|transition| transition.signal_id == body_id)
                    });
                return if has_implicit_history {
                    self.lower_delay_read(scope, body, 1, cur)
                } else {
                    self.lower_dep(scope, body, cur)
                };
            }
            let projection = decode_group_projection(self.prepared.arena(), sig, index, group)
                .map_err(|error| PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: error.to_string(),
                })?;
            self.lower_dep(scope, projection.bodies[projection.canonical_index], cur)?
        })
    }

    /// A clock wrapper (`ondemand`/US/DS): every child is forced in order
    /// and the wrapper's value is its last child.
    fn lower_clock_wrapper(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        children: &[SigId],
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let Some((&last, prefix)) = children.split_last() else {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "empty clock wrapper".to_owned(),
            });
        };
        for &child in prefix {
            let _ = self.lower_dep(scope, child, cur)?;
        }
        self.lower_dep(scope, last, cur)
    }

    fn lower_raw(
        &mut self,
        scope: LowerScope,
        sig: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let signal_id = u64::from(sig.as_u32());
        if let Some((_var, bodies)) = decode_symbolic_group_bodies(self.prepared.arena(), sig) {
            let mut values = Vec::with_capacity(bodies.len());
            for body in bodies {
                values.push(self.lower_dep(scope, body, cur)?);
            }
            let typ = self.fir_type(signal_id)?;
            return Ok(FirBuilder::new(&mut self.store).value_array(&values, typ));
        }
        if let Some(var) = match_sym_ref(self.prepared.arena(), sig) {
            return self.lower_symbolic_ref(scope, signal_id, var, cur);
        }
        let value = match match_sig(self.prepared.arena(), sig) {
            SigMatch::Int(value) => FirBuilder::new(&mut self.store).int32(value),
            SigMatch::Real(value) => self.float_const(value),
            SigMatch::FConst(_, name, _) => self.lower_fconst(signal_id, name)?,
            SigMatch::FVar(kind, name, _) => self.lower_fvar(signal_id, kind, name)?,
            SigMatch::Input(index) => self.lower_input(index)?,
            SigMatch::Button(control) => self.lower_ui_input(control, ui::ControlKind::Button)?,
            SigMatch::Checkbox(control) => {
                self.lower_ui_input(control, ui::ControlKind::Checkbox)?
            }
            SigMatch::VSlider(control) => self.lower_ui_input(control, ui::ControlKind::VSlider)?,
            SigMatch::HSlider(control) => self.lower_ui_input(control, ui::ControlKind::HSlider)?,
            SigMatch::NumEntry(control) => {
                self.lower_ui_input(control, ui::ControlKind::NumEntry)?
            }
            SigMatch::Soundfile(control) => self.lower_soundfile_handle(control)?,
            SigMatch::SoundfileLength(sf, part) => {
                let var = self.soundfile_zone_name(sf)?;
                let _ = self.lower_dep(scope, sf, cur)?;
                let part = self.lower_dep(scope, part, cur)?;
                FirBuilder::new(&mut self.store).load_soundfile_length(var, part)
            }
            SigMatch::SoundfileRate(sf, part) => {
                let var = self.soundfile_zone_name(sf)?;
                let _ = self.lower_dep(scope, sf, cur)?;
                let part = self.lower_dep(scope, part, cur)?;
                FirBuilder::new(&mut self.store).load_soundfile_rate(var, part)
            }
            SigMatch::SoundfileBuffer(sf, chan, part, ridx) => {
                let var = self.soundfile_zone_name(sf)?;
                let _ = self.lower_dep(scope, sf, cur)?;
                let chan = self.lower_dep(scope, chan, cur)?;
                let part = self.lower_dep(scope, part, cur)?;
                let idx = self.lower_dep(scope, ridx, cur)?;
                let typ = self.fir_type(signal_id)?;
                FirBuilder::new(&mut self.store).load_soundfile_buffer(var, chan, part, idx, typ)
            }
            SigMatch::VBargraph(control, inner) => {
                self.lower_bargraph(scope, control, ui::ControlKind::VBargraph, inner, cur)?
            }
            SigMatch::HBargraph(control, inner) => {
                self.lower_bargraph(scope, control, ui::ControlKind::HBargraph, inner, cur)?
            }
            SigMatch::Output(_, inner) => self.lower_dep(scope, inner, cur)?,
            SigMatch::Delay1(value) => self.lower_delay_read(scope, value, 1, cur)?,
            SigMatch::Delay(value, amount) => {
                self.lower_delay(scope, signal_id, value, amount, cur)?
            }
            SigMatch::Prefix(_, value) => self.lower_prefix(scope, signal_id, value, cur)?,
            SigMatch::Waveform(values) => self.lower_waveform(scope, signal_id, values)?,
            SigMatch::Gen(_) => self.lower_table_generator(signal_id)?,
            SigMatch::RdTbl(table, index) => {
                self.lower_readonly_table(scope, signal_id, table, index, cur)?
            }
            SigMatch::WrTbl(size, generator, write_index, write_value) => self
                .lower_table_definition(
                    scope,
                    signal_id,
                    size,
                    generator,
                    write_index,
                    write_value,
                    cur,
                )?,
            SigMatch::Proj(index, group) => {
                self.lower_projection(scope, signal_id, sig, index, group, cur)?
            }
            SigMatch::IntCast(value) => {
                let value = self.lower_dep(scope, value, cur)?;
                FirBuilder::new(&mut self.store).cast(FirType::Int32, value)
            }
            SigMatch::FloatCast(value) => {
                let value = self.lower_dep(scope, value, cur)?;
                FirBuilder::new(&mut self.store).cast(self.real_type.clone(), value)
            }
            SigMatch::BitCast(value) => {
                let value = self.lower_dep(scope, value, cur)?;
                FirBuilder::new(&mut self.store).bitcast(self.real_type.clone(), value)
            }
            SigMatch::Select2(cond, else_value, then_value) => {
                let cond = self.lower_dep(scope, cond, cur)?;
                let then_value = self.lower_dep(scope, then_value, cur)?;
                let else_value = self.lower_dep(scope, else_value, cur)?;
                let typ = self.fir_type(signal_id)?;
                FirBuilder::new(&mut self.store).select2(cond, then_value, else_value, typ)
            }
            SigMatch::BinOp(op, lhs, rhs) => {
                self.lower_binop(scope, signal_id, op, (lhs, rhs), cur)?
            }
            SigMatch::Pow(lhs, rhs) => self.lower_math2(scope, FirMathOp::Pow, lhs, rhs, cur)?,
            SigMatch::Min(lhs, rhs) => {
                self.lower_minmax(scope, signal_id, (lhs, rhs), true, cur)?
            }
            SigMatch::Max(lhs, rhs) => {
                self.lower_minmax(scope, signal_id, (lhs, rhs), false, cur)?
            }
            SigMatch::Sin(value) => self.lower_math1(scope, FirMathOp::Sin, value, cur)?,
            SigMatch::Cos(value) => self.lower_math1(scope, FirMathOp::Cos, value, cur)?,
            SigMatch::Acos(value) => self.lower_math1(scope, FirMathOp::Acos, value, cur)?,
            SigMatch::Asin(value) => self.lower_math1(scope, FirMathOp::Asin, value, cur)?,
            SigMatch::Atan(value) => self.lower_math1(scope, FirMathOp::Atan, value, cur)?,
            SigMatch::Atan2(lhs, rhs) => {
                self.lower_math2(scope, FirMathOp::Atan2, lhs, rhs, cur)?
            }
            SigMatch::Tan(value) => self.lower_math1(scope, FirMathOp::Tan, value, cur)?,
            SigMatch::Exp(value) => self.lower_math1(scope, FirMathOp::Exp, value, cur)?,
            SigMatch::Exp10(value) => self.lower_math1(scope, FirMathOp::Exp10, value, cur)?,
            SigMatch::Log(value) => self.lower_math1(scope, FirMathOp::Log, value, cur)?,
            SigMatch::Log10(value) => self.lower_math1(scope, FirMathOp::Log10, value, cur)?,
            SigMatch::Sqrt(value) => self.lower_math1(scope, FirMathOp::Sqrt, value, cur)?,
            SigMatch::Abs(value) => self.lower_abs(scope, signal_id, value, cur)?,
            SigMatch::Fmod(lhs, rhs) => self.lower_math2(scope, FirMathOp::Fmod, lhs, rhs, cur)?,
            SigMatch::Remainder(lhs, rhs) => {
                self.lower_math2(scope, FirMathOp::Remainder, lhs, rhs, cur)?
            }
            SigMatch::Floor(value) => self.lower_math1(scope, FirMathOp::Floor, value, cur)?,
            SigMatch::Ceil(value) => self.lower_math1(scope, FirMathOp::Ceil, value, cur)?,
            SigMatch::Rint(value) => self.lower_math1(scope, FirMathOp::Rint, value, cur)?,
            SigMatch::Round(value) => self.lower_math1(scope, FirMathOp::Round, value, cur)?,
            SigMatch::Lowest(value) | SigMatch::Highest(value) => {
                self.lower_dep(scope, value, cur)?
            }
            SigMatch::Attach(value, attached) => {
                // `attach` only forces the attached computation; its value is
                // never part of this expression. Lowering it here would
                // register a routing use - and demand a transport - for a
                // value the emitted body then discards. The attached branch
                // executes through its own placement: effectful branches are
                // rooted in their own loops by the plan's component sweep, and
                // a pure attach-only branch is semantically dead.
                let _ = attached;
                self.lower_dep(scope, value, cur)?
            }
            SigMatch::Enable(value, gate) => {
                let value = self.lower_dep(scope, value, cur)?;
                let gate = self.lower_dep(scope, gate, cur)?;
                let typ = self.fir_type(signal_id)?;
                let zero = self.zero_value(&typ)?;
                FirBuilder::new(&mut self.store).select2(gate, value, zero, typ)
            }
            SigMatch::Control(value, gate) => {
                let _ = self.lower_dep(scope, gate, cur)?;
                self.lower_dep(scope, value, cur)?
            }
            SigMatch::Seq(block, held) => {
                let _ = self.lower_dep(scope, block, cur)?;
                self.lower_dep(scope, held, cur)?
            }
            SigMatch::Clocked(_, inner) | SigMatch::TempVar(inner) | SigMatch::PermVar(inner) => {
                self.lower_dep(scope, inner, cur)?
            }
            SigMatch::ZeroPad(value, amount) => {
                self.lower_zero_pad(scope, signal_id, value, amount, cur)?
            }
            SigMatch::OnDemand(children)
            | SigMatch::Upsampling(children)
            | SigMatch::Downsampling(children) => {
                self.lower_clock_wrapper(scope, signal_id, children, cur)?
            }
            SigMatch::ClockEnvToken(domain) => {
                FirBuilder::new(&mut self.store).int32(i32::try_from(domain).map_err(|_| {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id,
                        expression: "clock domain identity exceeds FIR i32".to_owned(),
                    }
                })?)
            }
            _ => {
                return Err(PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: dump_sig_readable(self.prepared.arena(), sig),
                });
            }
        };
        Ok(value)
    }

    /// Loads the `Sound` struct handle for one soundfile control.
    ///
    /// Soundfile data is immutable at compute time, so like the sliders this
    /// is a pure zone read; the data accessors below address the handle by
    /// its zone name exactly as the scalar template does.
    fn lower_soundfile_handle(
        &mut self,
        control: ui::ControlId,
    ) -> Result<FirId, PureVectorLowerError> {
        let zone = crate::signal_fir::vector::ui::control_zone(self.ui, control).map_err(
            |expression| PureVectorLowerError::UnsupportedSignal {
                signal_id: u64::from(control),
                expression,
            },
        )?;
        if zone.kind != ui::ControlKind::Soundfile {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id: u64::from(control),
                expression: format!(
                    "soundfile control {control} kind mismatch: got {:?}",
                    zone.kind
                ),
            });
        }
        Ok(
            FirBuilder::new(&mut self.store).load_var(
                zone.name,
                AccessType::Struct,
                FirType::Sound,
            ),
        )
    }

    /// Resolves the zone name of a `SIGSOUNDFILE` operand.
    fn soundfile_zone_name(&mut self, sf: SigId) -> Result<String, PureVectorLowerError> {
        let signal_id = u64::from(sf.as_u32());
        let SigMatch::Soundfile(control) = match_sig(self.prepared.arena(), sf) else {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "soundfile accessor operand is not a SIGSOUNDFILE".to_owned(),
            });
        };
        let zone = crate::signal_fir::vector::ui::control_zone(self.ui, control).map_err(
            |expression| PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression,
            },
        )?;
        if zone.kind != ui::ControlKind::Soundfile {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: format!(
                    "soundfile control {control} kind mismatch: got {:?}",
                    zone.kind
                ),
            });
        }
        Ok(zone.name)
    }

    fn lower_ui_input(
        &mut self,
        control: ui::ControlId,
        expected: ui::ControlKind,
    ) -> Result<FirId, PureVectorLowerError> {
        let zone = crate::signal_fir::vector::ui::control_zone(self.ui, control).map_err(
            |expression| PureVectorLowerError::UnsupportedSignal {
                signal_id: u64::from(control),
                expression,
            },
        )?;
        if zone.kind != expected {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id: u64::from(control),
                expression: format!(
                    "UI control {control} kind mismatch: expected {expected:?}, got {:?}",
                    zone.kind
                ),
            });
        }
        // Execution-options port phase 5: under external control, compute
        // must not observe host-mutated UI zones directly. Each zone read
        // goes through a promoted snapshot field written once per `control`
        // invocation; the classic mode keeps the direct zone read inline.
        if self.control_rate_mode.is_external() {
            let snapshot = if let Some(existing) = self.ui_snapshots.get(&zone.name) {
                existing.clone()
            } else {
                let name = format!("fSlow{}", self.snapshot_counter);
                self.snapshot_counter += 1;
                let mut b = FirBuilder::new(&mut self.store);
                let raw = b.load_var(zone.name.clone(), AccessType::Struct, FirType::FaustFloat);
                let cast = b.cast(self.real_type.clone(), raw);
                let store = b.store_var(&name, AccessType::Struct, cast);
                self.snapshot_stores.push(store);
                self.promoted_control_fields
                    .push((name.clone(), self.real_type.clone()));
                self.ui_snapshots.insert(zone.name.clone(), name.clone());
                name
            };
            return Ok(FirBuilder::new(&mut self.store).load_var(
                snapshot,
                AccessType::Struct,
                self.real_type.clone(),
            ));
        }
        let raw = FirBuilder::new(&mut self.store).load_var(
            zone.name,
            AccessType::Struct,
            FirType::FaustFloat,
        );
        Ok(FirBuilder::new(&mut self.store).cast(self.real_type.clone(), raw))
    }

    fn lower_bargraph(
        &mut self,
        scope: LowerScope,
        control: ui::ControlId,
        expected: ui::ControlKind,
        inner: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let zone = crate::signal_fir::vector::ui::control_zone(self.ui, control).map_err(
            |expression| PureVectorLowerError::UnsupportedSignal {
                signal_id: u64::from(control),
                expression,
            },
        )?;
        if zone.kind != expected {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id: u64::from(control),
                expression: format!(
                    "bargraph {control} kind mismatch: expected {expected:?}, got {:?}",
                    zone.kind
                ),
            });
        }
        let value = self.lower_dep(scope, inner, cur)?;
        let external = FirBuilder::new(&mut self.store).cast(FirType::FaustFloat, value);
        let store =
            FirBuilder::new(&mut self.store).store_var(zone.name, AccessType::Struct, external);
        self.ui_stores.entry(scope).or_default().push(store);
        Ok(value)
    }

    fn lower_delay_read(
        &mut self,
        scope: LowerScope,
        carrier: SigId,
        delay: u64,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        if delay == 0 {
            return self.lower_dep(scope, carrier, cur);
        }
        let amount =
            FirBuilder::new(&mut self.store).int32(i32::try_from(delay).map_err(|_| {
                PureVectorLowerError::UnsupportedSignal {
                    signal_id: u64::from(carrier.as_u32()),
                    expression: "delay amount exceeds FIR i32".to_owned(),
                }
            })?);
        self.lower_delay_read_value(carrier, amount, delay)
    }

    fn lower_delay_read_value(
        &mut self,
        carrier: SigId,
        amount: FirId,
        max_delay: u64,
    ) -> Result<FirId, PureVectorLowerError> {
        let carrier_id = u64::from(carrier.as_u32());
        let transition = self
            .state_plan
            .and_then(|plan| {
                plan.plan()
                    .delays
                    .iter()
                    .find(|transition| transition.signal_id == carrier_id)
            })
            .ok_or_else(|| PureVectorLowerError::UnsupportedSignal {
                signal_id: carrier_id,
                expression: "delay carrier has no accepted P6.1 storage transition".to_owned(),
            })?;
        if max_delay > transition.max_delay {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id: carrier_id,
                expression: format!(
                    "delay bound {max_delay} exceeds certified maximum {}",
                    transition.max_delay
                ),
            });
        }
        let typ = value_fir_type(&transition.value_type, self.real_type.clone());
        if let VectorDelayStorage::Register { local_name, .. } = &transition.storage {
            if !matches!(
                match_fir(&self.store, amount),
                FirMatch::Int32 { value: 1, .. }
            ) {
                return Err(PureVectorLowerError::UnsupportedSignal {
                    signal_id: carrier_id,
                    expression: "register-carried lockstep state requires a fixed delay of one"
                        .to_owned(),
                });
            }
            return Ok(FirBuilder::new(&mut self.store).load_var(
                local_name,
                AccessType::Stack,
                typ,
            ));
        }
        let mut builder = FirBuilder::new(&mut self.store);
        let index = match &transition.storage {
            VectorDelayStorage::Register { .. } => {
                unreachable!("register storage returned before indexed lowering")
            }
            VectorDelayStorage::Copy { history_length, .. } => {
                let i0 = builder.load_var("i0", AccessType::Loop, FirType::Int32);
                let vindex = builder.load_var("vindex", AccessType::Loop, FirType::Int32);
                let local = builder.binop(fir::FirBinOp::Sub, i0, vindex, FirType::Int32);
                let history = builder.int32(i32::try_from(*history_length).map_err(|_| {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id: carrier_id,
                        expression: "copy-delay history exceeds FIR i32".to_owned(),
                    }
                })?);
                let current = builder.binop(fir::FirBinOp::Add, history, local, FirType::Int32);
                builder.binop(fir::FirBinOp::Sub, current, amount, FirType::Int32)
            }
            VectorDelayStorage::Ring {
                index_name, mask, ..
            } => {
                let i0 = builder.load_var("i0", AccessType::Loop, FirType::Int32);
                let vindex = builder.load_var("vindex", AccessType::Loop, FirType::Int32);
                let local = builder.binop(fir::FirBinOp::Sub, i0, vindex, FirType::Int32);
                let base = builder.load_var(index_name, AccessType::Struct, FirType::Int32);
                let current = builder.binop(fir::FirBinOp::Add, base, local, FirType::Int32);
                let delayed = builder.binop(fir::FirBinOp::Sub, current, amount, FirType::Int32);
                let mask = builder.int32(i32::try_from(*mask).map_err(|_| {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id: carrier_id,
                        expression: "ring-delay mask exceeds FIR i32".to_owned(),
                    }
                })?);
                builder.binop(fir::FirBinOp::And, delayed, mask, FirType::Int32)
            }
            VectorDelayStorage::ClockRing {
                cursor_name, mask, ..
            } => {
                let cursor = builder.load_var(cursor_name, AccessType::Struct, FirType::Int32);
                let delayed = builder.binop(fir::FirBinOp::Sub, cursor, amount, FirType::Int32);
                let mask = builder.int32(i32::try_from(*mask).map_err(|_| {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id: carrier_id,
                        expression: "clock-ring mask exceeds FIR i32".to_owned(),
                    }
                })?);
                builder.binop(fir::FirBinOp::And, delayed, mask, FirType::Int32)
            }
        };
        Ok(match &transition.storage {
            VectorDelayStorage::Register { .. } => {
                unreachable!("register storage returned before table lowering")
            }
            VectorDelayStorage::Copy { temporary_name, .. } => {
                builder.load_table(temporary_name, AccessType::Stack, index, typ)
            }
            VectorDelayStorage::Ring { buffer_name, .. } => {
                builder.load_table(buffer_name, AccessType::Struct, index, typ)
            }
            VectorDelayStorage::ClockRing { buffer_name, .. } => {
                builder.load_table(buffer_name, AccessType::Struct, index, typ)
            }
        })
    }

    fn lower_prefix(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        value: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let LowerScope::Loop(loop_id) = scope else {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "prefix state cannot be read from control scope".to_owned(),
            });
        };
        let transition = self
            .state_plan
            .and_then(|plan| {
                plan.plan()
                    .prefixes
                    .iter()
                    .find(|transition| transition.signal_id == signal_id)
            })
            .ok_or_else(|| PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "prefix has no accepted P6.1 state transition".to_owned(),
            })?;
        if transition.loop_id != loop_id || transition.value_signal_id != u64::from(value.as_u32())
        {
            return Err(PureVectorLowerError::BodyEvidence {
                detail: format!(
                    "prefix signal {signal_id} transition does not match loop {loop_id} and value {}",
                    value.as_u32()
                ),
            });
        }
        let state_name = transition.state_name.clone();
        let typ = value_fir_type(&transition.value_type, self.real_type.clone());
        let _ = self.lower_dep(scope, value, cur)?;
        Ok(FirBuilder::new(&mut self.store).load_var(state_name, AccessType::Struct, typ))
    }

    fn lower_waveform(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        values: &[SigId],
    ) -> Result<FirId, PureVectorLowerError> {
        let LowerScope::Loop(loop_id) = scope else {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "waveform state cannot be read from control scope".to_owned(),
            });
        };
        let transition = self
            .state_plan
            .and_then(|plan| {
                plan.plan()
                    .waveforms
                    .iter()
                    .find(|transition| transition.signal_id == signal_id)
            })
            .ok_or_else(|| PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "waveform has no accepted P6.1 state transition".to_owned(),
            })?;
        if transition.loop_id != loop_id
            || transition.length
                != u64::try_from(values.len()).map_err(|_| {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id,
                        expression: "waveform length exceeds u64".to_owned(),
                    }
                })?
            || values.is_empty()
        {
            return Err(PureVectorLowerError::BodyEvidence {
                detail: format!(
                    "waveform signal {signal_id} transition does not match loop {loop_id} and length {}",
                    values.len()
                ),
            });
        }
        let index_name = transition.index_name.clone();
        let elem_type = value_fir_type(&transition.value_type, self.real_type.clone());
        let table_name = if let Some(name) = self.waveform_tables.get(&signal_id) {
            name.clone()
        } else {
            let prefix = if elem_type == FirType::Int32 {
                "iVecWave"
            } else {
                "fVecWave"
            };
            let name = format!("{prefix}{signal_id}");
            let mut literals = Vec::with_capacity(values.len());
            for &value in values {
                let literal = match (elem_type.clone(), match_sig(self.prepared.arena(), value)) {
                    (FirType::Int32, SigMatch::Int(value)) => {
                        FirBuilder::new(&mut self.store).int32(value)
                    }
                    (FirType::Float32 | FirType::Float64, SigMatch::Int(value)) => {
                        self.float_const(f64::from(value))
                    }
                    (FirType::Float32 | FirType::Float64, SigMatch::Real(value)) => {
                        self.float_const(value)
                    }
                    _ => {
                        return Err(PureVectorLowerError::UnsupportedSignal {
                            signal_id,
                            expression: "checked waveform tables require scalar numeric literals"
                                .to_owned(),
                        });
                    }
                };
                literals.push(literal);
            }
            let declaration = FirBuilder::new(&mut self.store).declare_table(
                name.clone(),
                AccessType::Static,
                elem_type.clone(),
                &literals,
            );
            self.static_declarations.push(declaration);
            self.waveform_tables.insert(signal_id, name.clone());
            name
        };
        let index = FirBuilder::new(&mut self.store).load_var(
            index_name,
            AccessType::Struct,
            FirType::Int32,
        );
        Ok(FirBuilder::new(&mut self.store).load_table(
            table_name,
            AccessType::Static,
            index,
            elem_type,
        ))
    }

    #[allow(clippy::too_many_arguments)]
    fn lower_table_definition(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        size: SigId,
        generator: SigId,
        write_index: SigId,
        write_value: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        if wrtbl_is_readonly(self.prepared.arena(), write_index, write_value) {
            let _ = self.ensure_readonly_table(signal_id, size, generator)?;
            let typ = self.fir_type(signal_id)?;
            return self.zero_value(&typ);
        }
        // A live-port table writes once per sample, so its store belongs to
        // the writer's own sample loop. The store statement is head-inserted
        // into that loop's body: CSE hoists the index and value definitions
        // before their first use, and every same-sample read materializes
        // after, which is the rwtable write-before-read contract the scalar
        // backend emits.
        let LowerScope::Loop(loop_id) = scope else {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "mutable table write outside a sample loop".to_owned(),
            });
        };
        let (name, length, elem_type) = self.ensure_mutable_table(signal_id, size, generator)?;
        let raw_index = self.lower_dep(scope, write_index, cur)?;
        if self.store.value_type(raw_index) != Some(FirType::Int32) {
            return Err(PureVectorLowerError::FirTypeMismatch {
                signal_id: u64::from(write_index.as_u32()),
                expected: FirType::Int32,
                actual: self.store.value_type(raw_index),
            });
        }
        let value = self.lower_dep(scope, write_value, cur)?;
        if self.store.value_type(value) != Some(elem_type.clone()) {
            return Err(PureVectorLowerError::FirTypeMismatch {
                signal_id: u64::from(write_value.as_u32()),
                expected: elem_type,
                actual: self.store.value_type(value),
            });
        }
        // Under `-ct` the signal-level check-table pass has already clamped
        // an unprovable write index, and under `-ct 0` a raw store is the
        // documented contract — either way the store is direct, exactly like
        // the scalar path.
        self.debug_assert_index_checked(write_index, length);
        let mut builder = FirBuilder::new(&mut self.store);
        let store = builder.store_table(name, AccessType::Struct, raw_index, value);
        self.table_stores.entry(loop_id).or_default().push(store);
        let typ = self.fir_type(signal_id)?;
        self.zero_value(&typ)
    }

    fn lower_table_generator(&mut self, signal_id: u64) -> Result<FirId, PureVectorLowerError> {
        // `Gen` is a lifecycle boundary: its content runs through the SIGGEN
        // interpreter at init, never at compute time, so the node itself is a
        // zero placeholder. Read-only and mutable owners both qualify; the
        // owning table's own lowering decides how the content is emitted.
        let is_table_generator = self.signal_ids.values().any(|&candidate| {
            matches!(
                match_sig(self.prepared.arena(), candidate),
                SigMatch::WrTbl(_, generator, _, _)
                    if u64::from(generator.as_u32()) == signal_id
            )
        });
        if !is_table_generator {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "generator is not owned by an accepted table".to_owned(),
            });
        }
        let typ = self.fir_type(signal_id)?;
        self.zero_value(&typ)
    }

    fn lower_readonly_table(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        table: SigId,
        index: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let table_id = u64::from(table.as_u32());
        let _ = self.lower_dep(scope, table, cur)?;
        let (name, length, elem_type, access) = if let Some((name, length, elem_type)) =
            self.readonly_tables.get(&table_id).cloned()
        {
            (name, length, elem_type, AccessType::Static)
        } else if let Some((name, length, elem_type)) = self.mutable_tables.get(&table_id).cloned()
        {
            (name, length, elem_type, AccessType::Struct)
        } else {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "table read source is not an accepted table".to_owned(),
            });
        };
        let raw_index = self.lower_dep(scope, index, cur)?;
        if self.store.value_type(raw_index) != Some(FirType::Int32) {
            return Err(PureVectorLowerError::FirTypeMismatch {
                signal_id: u64::from(index.as_u32()),
                expected: FirType::Int32,
                actual: self.store.value_type(raw_index),
            });
        }
        self.debug_assert_index_checked(index, length);
        let expected = self.fir_type(signal_id)?;
        if expected != elem_type {
            return Err(PureVectorLowerError::FirTypeMismatch {
                signal_id,
                expected,
                actual: Some(elem_type),
            });
        }
        Ok(FirBuilder::new(&mut self.store).load_table(name, access, raw_index, expected))
    }

    /// Compiles one table generator into a sub-module of this program.
    ///
    /// Deliberately the *same* compiler the scalar lowerer uses
    /// (`module::subcontainer_compile`): a generator is a 0-input/1-output
    /// program evaluated once at initialization, so it is never vectorized, and
    /// building it twice in two places is how the two paths would drift.
    fn build_generator_sub_module(
        &mut self,
        signal_id: u64,
        generator: SigId,
        elem_type: &FirType,
    ) -> Result<String, PureVectorLowerError> {
        let name = format!("{}SIG{}", self.module_name, self.sub_module_counter);
        self.sub_module_counter += 1;
        let spec = crate::signal_fir::module::subcontainer_compile::GeneratorSubModuleSpec {
            name: &name,
            elem_ty: elem_type.clone(),
            real_ty: self.real_type.clone(),
            max_copy_delay: self.max_copy_delay,
            delay_line_threshold: self.delay_line_threshold,
            table_init_mode: self.table_init_mode,
            table_init_sample_rate: self.table_init_sample_rate,
            check_table: self.check_table,
            scheduling_strategy: self.scheduling_strategy,
        };
        let node = crate::signal_fir::module::subcontainer_compile::compile_generator_sub_module(
            self.prepared.arena(),
            &mut self.store,
            generator,
            &spec,
        )
        .map_err(|error| PureVectorLowerError::UnsupportedSignal {
            signal_id,
            expression: format!("table generator sub-module failed: {error}"),
        })?;
        self.sub_modules.push(node);
        Ok(name)
    }

    /// Emits `new` / `instanceInit` / `fill` for one generated table.
    ///
    /// Mirrors the scalar `emit_fill_call`, including the placement split: a
    /// `Static` table is file-scope and shared, so its fill belongs to
    /// `staticInit`; a `Struct` table is per-instance, so its fill belongs to
    /// `instanceConstants`.
    fn emit_fill_call(
        &mut self,
        sub_module: &str,
        table_name: &str,
        size: usize,
        access: AccessType,
        elem_type: &FirType,
    ) {
        let obj_name = format!("sig{}", self.sub_module_counter.saturating_sub(1));
        let obj_ty = FirType::Ptr(Box::new(FirType::Obj));

        let alloc = {
            let mut b = FirBuilder::new(&mut self.store);
            let new_obj = b.new_dsp(sub_module.to_owned(), obj_ty.clone());
            b.declare_var(
                obj_name.clone(),
                obj_ty.clone(),
                AccessType::Stack,
                Some(new_obj),
            )
        };
        let init = {
            let mut b = FirBuilder::new(&mut self.store);
            let obj = b.load_var(obj_name.clone(), AccessType::Stack, obj_ty.clone());
            let sample_rate = b.load_var("sample_rate", AccessType::FunArgs, FirType::Int32);
            let call = b.fun_call(
                format!("instanceInit{sub_module}"),
                &[obj, sample_rate],
                FirType::Void,
            );
            b.drop_(call)
        };
        let fill = {
            let mut b = FirBuilder::new(&mut self.store);
            let obj = b.load_var(obj_name, AccessType::Stack, obj_ty);
            let count = b.int32(i32::try_from(size).unwrap_or(i32::MAX));
            let table = b.load_var(
                table_name.to_owned(),
                access,
                FirType::Array(Box::new(elem_type.clone()), size),
            );
            let call = b.fun_call(
                format!("fill{sub_module}"),
                &[obj, count, table],
                FirType::Void,
            );
            b.drop_(call)
        };

        let target = match access {
            AccessType::Static => &mut self.static_init_statements,
            _ => &mut self.table_init_statements,
        };
        target.extend([alloc, init, fill]);
    }

    fn ensure_readonly_table(
        &mut self,
        signal_id: u64,
        size: SigId,
        generator: SigId,
    ) -> Result<(String, usize, FirType), PureVectorLowerError> {
        if let Some(table) = self.readonly_tables.get(&signal_id) {
            return Ok(table.clone());
        }
        let prefix = if self.table_element_type(signal_id)? == FirType::Int32 {
            "iVecTbl"
        } else {
            "fVecTbl"
        };
        if self.table_init_mode == crate::signal_fir::TableInitMode::Runtime {
            // The table lives at file scope, uninitialized, and is filled once
            // per `classInit` by its generator sub-module — the same shape the
            // scalar path emits.
            let (length, elem_type) = self.table_shape(signal_id, size)?;
            let sub_module = self.build_generator_sub_module(signal_id, generator, &elem_type)?;
            let name = format!("{prefix}{signal_id}{sub_module}");
            let declaration = FirBuilder::new(&mut self.store).declare_var(
                name.clone(),
                FirType::Array(Box::new(elem_type.clone()), length),
                AccessType::Static,
                None,
            );
            self.static_declarations.push(declaration);
            self.emit_fill_call(&sub_module, &name, length, AccessType::Static, &elem_type);
            let table = (name, length, elem_type);
            self.readonly_tables.insert(signal_id, table.clone());
            return Ok(table);
        }
        let (length, elem_type, initializers) =
            self.table_initializers(signal_id, size, generator)?;
        let name = format!("{prefix}{signal_id}");
        let declaration = FirBuilder::new(&mut self.store).declare_table(
            name.clone(),
            AccessType::Static,
            elem_type.clone(),
            &initializers,
        );
        self.static_declarations.push(declaration);
        let table = (name, length, elem_type);
        self.readonly_tables.insert(signal_id, table.clone());
        Ok(table)
    }

    /// Element type of a table signal, without touching its content.
    fn table_element_type(&mut self, signal_id: u64) -> Result<FirType, PureVectorLowerError> {
        self.fir_type(signal_id)
    }

    /// Constant length and element type of a table, without evaluating its
    /// generator.
    ///
    /// The `runtime` path needs exactly this much and no more: folding the
    /// generator is what it exists to avoid, and calling `table_initializers`
    /// would reintroduce the SIGGEN interpreter — including its rejection of
    /// sample-rate-dependent and foreign-function content.
    fn table_shape(
        &mut self,
        signal_id: u64,
        size: SigId,
    ) -> Result<(usize, FirType), PureVectorLowerError> {
        let length = match match_sig(self.prepared.arena(), size) {
            SigMatch::Int(value) if value > 0 => {
                usize::try_from(value).map_err(|_| PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: format!("table size {value} exceeds usize"),
                })?
            }
            _ => {
                return Err(PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: "table requires a positive literal size".to_owned(),
                });
            }
        };
        let elem_type = self.fir_type(signal_id)?;
        if !matches!(
            elem_type,
            FirType::Int32 | FirType::Float32 | FirType::Float64
        ) {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: format!("unsupported table element type {elem_type:?}"),
            });
        }
        Ok((length, elem_type))
    }

    /// Evaluates a table's constant length, element type, and per-element
    /// initial content. Shared by the read-only and mutable table paths: both
    /// classes const-fold their generator through the same SIGGEN interpreter,
    /// differing only in where the declaration and the initial content land.
    fn table_initializers(
        &mut self,
        signal_id: u64,
        size: SigId,
        generator: SigId,
    ) -> Result<(usize, FirType, Vec<FirId>), PureVectorLowerError> {
        let length = match match_sig(self.prepared.arena(), size) {
            SigMatch::Int(value) if value > 0 => {
                usize::try_from(value).map_err(|_| PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: format!("read-only table size {value} exceeds usize"),
                })?
            }
            _ => {
                return Err(PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: "read-only table requires a positive literal size".to_owned(),
                });
            }
        };
        let elem_type = self.fir_type(signal_id)?;
        if !matches!(
            elem_type,
            FirType::Int32 | FirType::Float32 | FirType::Float64
        ) {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: format!("unsupported read-only table element type {elem_type:?}"),
            });
        }
        let inner = match match_sig(self.prepared.arena(), generator) {
            SigMatch::Gen(inner) => inner,
            _ => generator,
        };
        let mut initializers = Vec::with_capacity(length);
        match match_sig(self.prepared.arena(), inner) {
            SigMatch::Waveform(values) if !values.is_empty() => {
                for index in 0..length {
                    initializers
                        .push(self.table_literal(values[index % values.len()], &elem_type)?);
                }
            }
            SigMatch::Int(_) | SigMatch::Real(_) => {
                let value = self.table_literal(inner, &elem_type)?;
                initializers.resize(length, value);
            }
            _ => {
                let values = interpret_generator(
                    self.prepared.arena(),
                    inner,
                    length,
                    self.table_init_sample_rate,
                )
                .map_err(|error| PureVectorLowerError::UnsupportedSignal {
                    signal_id,
                    expression: format!("read-only table generator failed: {error}"),
                })?;
                for value in values {
                    initializers.push(self.table_value(value, &elem_type)?);
                }
            }
        }
        Ok((length, elem_type, initializers))
    }

    /// Declares one mutable table as a DSP-struct array field and queues its
    /// element-wise initial content for `instanceConstants`, mirroring the
    /// scalar lifecycle: runtime writes must persist across compute calls, so
    /// the content is written once at init, never per block.
    fn ensure_mutable_table(
        &mut self,
        signal_id: u64,
        size: SigId,
        generator: SigId,
    ) -> Result<(String, usize, FirType), PureVectorLowerError> {
        if let Some(table) = self.mutable_tables.get(&signal_id) {
            return Ok(table.clone());
        }
        if self.table_init_mode == crate::signal_fir::TableInitMode::Runtime {
            // A writable table stays a per-instance struct field; only its
            // seeding changes, from an element-wise store list to one `fill`
            // call in `instanceConstants`.
            let (length, elem_type) = self.table_shape(signal_id, size)?;
            let name = mutable_table_name(signal_id, &elem_type);
            let sub_module = self.build_generator_sub_module(signal_id, generator, &elem_type)?;
            let declaration = FirBuilder::new(&mut self.store).declare_var(
                name.clone(),
                FirType::Array(Box::new(elem_type.clone()), length),
                AccessType::Struct,
                None,
            );
            self.table_declarations.push(declaration);
            self.emit_fill_call(&sub_module, &name, length, AccessType::Struct, &elem_type);
            let table = (name, length, elem_type);
            self.mutable_tables.insert(signal_id, table.clone());
            return Ok(table);
        }
        let (length, elem_type, initializers) =
            self.table_initializers(signal_id, size, generator)?;
        let name = mutable_table_name(signal_id, &elem_type);
        let mut builder = FirBuilder::new(&mut self.store);
        let declaration = builder.declare_var(
            name.clone(),
            FirType::Array(Box::new(elem_type.clone()), length),
            AccessType::Struct,
            None,
        );
        let mut init_statements = Vec::with_capacity(length);
        for (index, &value) in initializers.iter().enumerate() {
            let index_i32 = i32::try_from(index).expect("table length fits i32");
            let position = builder.int32(index_i32);
            init_statements.push(builder.store_table(
                name.clone(),
                AccessType::Struct,
                position,
                value,
            ));
        }
        self.table_declarations.push(declaration);
        self.table_init_statements.extend(init_statements);
        let table = (name, length, elem_type);
        self.mutable_tables.insert(signal_id, table.clone());
        Ok(table)
    }

    fn table_literal(
        &mut self,
        signal: SigId,
        elem_type: &FirType,
    ) -> Result<FirId, PureVectorLowerError> {
        match match_sig(self.prepared.arena(), signal) {
            SigMatch::Int(value) => self.table_value(f64::from(value), elem_type),
            SigMatch::Real(value) => self.table_value(value, elem_type),
            _ => Err(PureVectorLowerError::UnsupportedSignal {
                signal_id: u64::from(signal.as_u32()),
                expression: "read-only table literal is not numeric".to_owned(),
            }),
        }
    }

    fn table_value(
        &mut self,
        value: f64,
        elem_type: &FirType,
    ) -> Result<FirId, PureVectorLowerError> {
        let mut builder = FirBuilder::new(&mut self.store);
        match elem_type {
            FirType::Int32 => Ok(builder.int32(value as i32)),
            FirType::Float32 => Ok(builder.float32(value as f32)),
            FirType::Float64 => Ok(builder.float64(value)),
            _ => Err(PureVectorLowerError::InvalidRealType(elem_type.clone())),
        }
    }

    /// Debug-only staging check for the check-table contract (`-ct`).
    ///
    /// Mirrors the scalar lowerer's `debug_assert_index_checked`: with
    /// `check_table` on, the signal-level promotion pass has already clamped
    /// every unprovable table index, so an unclamped index here is a
    /// staging-order bug; with `check_table` off, raw out-of-range accesses
    /// are the documented C++ `-ct 0` contract.
    fn debug_assert_index_checked(&self, index_signal: SigId, length: usize) {
        debug_assert!(
            !self.check_table || {
                self.prepared
                    .sig_ty(index_signal)
                    .map(sigtype::SigType::interval)
                    .is_some_and(|iv| {
                        iv.lo().is_finite()
                            && iv.hi().is_finite()
                            && iv.lo() >= 0.0
                            && iv.hi() < length as f64
                    })
            },
            "table index reached vector lowering unclamped under -ct 1 \
             (signal_prepare step 2.10b must run before lowering)"
        );
        let _ = (index_signal, length);
    }

    fn lower_symbolic_ref(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        var: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let bodies = self.symbolic_bodies_for_var(signal_id, var)?;
        let mut values = Vec::with_capacity(bodies.len());
        for body in bodies {
            values.push(self.lower_dep(scope, body, cur)?);
        }
        let typ = self.fir_type(signal_id)?;
        Ok(FirBuilder::new(&mut self.store).value_array(&values, typ))
    }

    fn symbolic_bodies_for_var(
        &self,
        signal_id: u64,
        var: SigId,
    ) -> Result<Vec<SigId>, PureVectorLowerError> {
        self.signal_ids
            .values()
            .find_map(|&candidate| {
                let (bound, bodies) =
                    decode_symbolic_group_bodies(self.prepared.arena(), candidate)?;
                (bound == var).then_some(bodies)
            })
            .ok_or_else(|| PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "symbolic recursion reference has no reachable binder".to_owned(),
            })
    }

    /// Lowers `ZeroPad(x, h)` under its counted upsampling island as
    /// `((vclock_d<N>_fire == h - 1) ? x : 0)`, the scalar `generateZeroPad`
    /// gating: the outer-rate input enters on the last fire only. Passing `x`
    /// through unguarded feeds it on every fire and, e.g., accumulates an
    /// impulse `h` times.
    fn lower_zero_pad(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        value: SigId,
        amount: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let Some(&domain_id) = self.upsampling_domains.get(&signal_id) else {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "ZeroPad outside a counted upsampling island (zero-stuffed \
                             inputs are only legal under an upsampling fire loop)"
                    .to_owned(),
            });
        };
        let value = self.lower_dep(scope, value, cur)?;
        let amount = self.lower_dep(scope, amount, cur)?;
        let typ = self.fir_type(signal_id)?;
        let zero = self.zero_value(&typ)?;
        let mut b = FirBuilder::new(&mut self.store);
        let idx = b.load_var(
            format!("vclock_d{domain_id}_fire"),
            AccessType::Loop,
            FirType::Int32,
        );
        let one = b.int32(1);
        let last = b.binop(FirBinOp::Sub, amount, one, FirType::Int32);
        let is_last = b.binop(FirBinOp::Eq, idx, last, FirType::Int32);
        Ok(b.select2(is_last, value, zero, typ))
    }

    fn zero_value(&mut self, typ: &FirType) -> Result<FirId, PureVectorLowerError> {
        Ok(match typ {
            FirType::Int32 | FirType::Bool => FirBuilder::new(&mut self.store).int32(0),
            FirType::Float32 => FirBuilder::new(&mut self.store).float32(0.0),
            FirType::Float64 => FirBuilder::new(&mut self.store).float64(0.0),
            other => {
                return Err(PureVectorLowerError::InvalidRealType(other.clone()));
            }
        })
    }

    fn lower_binop(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        op: BinOp,
        operands: (SigId, SigId),
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let lhs = self.lower_dep(scope, operands.0, cur)?;
        let rhs = self.lower_dep(scope, operands.1, cur)?;
        let result_type = self.fir_type(signal_id)?;
        leaf_emit::emit_binop(&mut self.store, op, result_type, lhs, rhs).map_err(|error| {
            match *error {
                leaf_emit::LeafBinopError::UnsupportedOperator => {
                    PureVectorLowerError::UnsupportedSignal {
                        signal_id,
                        expression: format!("unsupported binary operator {}", op.name()),
                    }
                }
                leaf_emit::LeafBinopError::MissingOperandType { lhs, expected, .. } => {
                    PureVectorLowerError::FirTypeMismatch {
                        signal_id,
                        expected,
                        actual: lhs,
                    }
                }
                leaf_emit::LeafBinopError::OperandContract { lhs, expected, .. } => {
                    PureVectorLowerError::FirTypeMismatch {
                        signal_id,
                        expected,
                        actual: Some(lhs),
                    }
                }
            }
        })
    }

    fn lower_math1(
        &mut self,
        scope: LowerScope,
        op: FirMathOp,
        value: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let value = self.lower_dep(scope, value, cur)?;
        Ok(leaf_emit::emit_math_call1(
            &mut self.store,
            &mut VectorProtoSink {
                math_ops: &mut self.math_ops,
                int_helpers: &mut self.int_helpers,
            },
            op,
            value,
            self.real_type.clone(),
        ))
    }

    fn lower_math2(
        &mut self,
        scope: LowerScope,
        op: FirMathOp,
        lhs: SigId,
        rhs: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let lhs = self.lower_dep(scope, lhs, cur)?;
        let rhs = self.lower_dep(scope, rhs, cur)?;
        Ok(leaf_emit::emit_math_call2(
            &mut self.store,
            &mut VectorProtoSink {
                math_ops: &mut self.math_ops,
                int_helpers: &mut self.int_helpers,
            },
            op,
            lhs,
            rhs,
            self.real_type.clone(),
        ))
    }

    fn lower_minmax(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        operands: (SigId, SigId),
        is_min: bool,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let result_ty = self.fir_type(signal_id)?;
        let lhs = self.lower_dep(scope, operands.0, cur)?;
        let rhs = self.lower_dep(scope, operands.1, cur)?;
        let real_ty = self.real_type.clone();
        Ok(leaf_emit::emit_minmax(
            &mut self.store,
            &mut VectorProtoSink {
                math_ops: &mut self.math_ops,
                int_helpers: &mut self.int_helpers,
            },
            is_min,
            &result_ty,
            real_ty,
            lhs,
            rhs,
        ))
    }

    fn lower_abs(
        &mut self,
        scope: LowerScope,
        signal_id: u64,
        value: SigId,
        cur: &mut LowerCursor<'_>,
    ) -> Result<FirId, PureVectorLowerError> {
        let result_ty = self.fir_type(signal_id)?;
        let value = self.lower_dep(scope, value, cur)?;
        let real_ty = self.real_type.clone();
        Ok(leaf_emit::emit_abs(
            &mut self.store,
            &mut VectorProtoSink {
                math_ops: &mut self.math_ops,
                int_helpers: &mut self.int_helpers,
            },
            &result_ty,
            real_ty,
            value,
        ))
    }

    fn lower_input(&mut self, index: i32) -> Result<FirId, PureVectorLowerError> {
        let Ok(index_usize) = usize::try_from(index) else {
            return Err(PureVectorLowerError::InputIndexOutOfRange {
                index,
                num_inputs: self.num_inputs,
            });
        };
        if index_usize >= self.num_inputs {
            return Err(PureVectorLowerError::InputIndexOutOfRange {
                index,
                num_inputs: self.num_inputs,
            });
        }
        let alias = format!("input{index_usize}");
        if self.input_aliases.insert(index_usize) {
            let mut builder = FirBuilder::new(&mut self.store);
            let channel = builder.int32(index);
            let pointer_type = FirType::Ptr(Box::new(FirType::FaustFloat));
            let pointer =
                builder.load_table("inputs", AccessType::FunArgs, channel, pointer_type.clone());
            self.input_declarations.push(builder.declare_var(
                alias.clone(),
                pointer_type,
                AccessType::Stack,
                Some(pointer),
            ));
        }
        let mut builder = FirBuilder::new(&mut self.store);
        let i0 = builder.load_var("i0", AccessType::Loop, FirType::Int32);
        let raw = builder.load_table(alias, AccessType::Stack, i0, FirType::FaustFloat);
        Ok(builder.cast(self.real_type.clone(), raw))
    }

    fn float_const(&mut self, value: f64) -> FirId {
        leaf_emit::emit_real_const(&mut self.store, &self.real_type, value)
    }

    /// Mirrors scalar `SignalFirLower::lower_fconst` for the canonical Faust
    /// sampling-rate aliases. The persistent field is initialized by the
    /// shared vector lifecycle assembler before `compute` executes.
    fn lower_fconst(&mut self, signal_id: u64, name: SigId) -> Result<FirId, PureVectorLowerError> {
        let name = tree_to_str(self.prepared.arena(), name).ok_or_else(|| {
            PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "foreign constant name is not a symbol".to_owned(),
            }
        })?;
        if name != "fSamplingFreq" && name != "fSamplingRate" {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: format!("unsupported foreign constant `{name}`"),
            });
        }
        let expected = self.fir_type(signal_id)?;
        let mut builder = FirBuilder::new(&mut self.store);
        let sample_rate = builder.load_var("fSampleRate", AccessType::Struct, FirType::Int32);
        Ok(if expected == FirType::Int32 {
            sample_rate
        } else {
            builder.cast(expected, sample_rate)
        })
    }

    /// Mirrors the scalar special case for Faust's block-size foreign
    /// variable. Other extern globals remain outside the checked vector module
    /// until their declarations are represented in the final artifact.
    fn lower_fvar(
        &mut self,
        signal_id: u64,
        kind: SigId,
        name: SigId,
    ) -> Result<FirId, PureVectorLowerError> {
        let name = tree_to_str(self.prepared.arena(), name).ok_or_else(|| {
            PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "foreign variable name is not a symbol".to_owned(),
            }
        })?;
        if name != "count" {
            return Err(PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: format!("unsupported foreign variable `{name}`"),
            });
        }
        let kind = tree_to_int(self.prepared.arena(), kind).ok_or_else(|| {
            PureVectorLowerError::UnsupportedSignal {
                signal_id,
                expression: "foreign variable type is not an integer code".to_owned(),
            }
        })?;
        let declared = if kind == 0 {
            FirType::Int32
        } else {
            self.real_type.clone()
        };
        let expected = self.fir_type(signal_id)?;
        if expected != declared {
            return Err(PureVectorLowerError::PlannedTypeMismatch {
                signal_id,
                planned: self.record(signal_id)?.value_type,
                prepared: self.prepared.ty(self.sig(signal_id)?),
            });
        }
        Ok(FirBuilder::new(&mut self.store).load_var("count", AccessType::FunArgs, declared))
    }

    fn fir_type(&self, signal_id: u64) -> Result<FirType, PureVectorLowerError> {
        let record = self.record(signal_id)?;
        value_type_to_fir(&record.value_type, &self.real_type).ok_or(
            PureVectorLowerError::PlannedTypeMismatch {
                signal_id,
                planned: record.value_type,
                prepared: self.prepared.ty(self.sig(signal_id)?),
            },
        )
    }

    fn check_type(&self, signal_id: u64, value: FirId) -> Result<(), PureVectorLowerError> {
        let expected = self.fir_type(signal_id)?;
        let actual = self.store.value_type(value);
        if actual == Some(expected.clone()) {
            Ok(())
        } else {
            Err(PureVectorLowerError::FirTypeMismatch {
                signal_id,
                expected,
                actual,
            })
        }
    }
}
pub(super) fn value_type_to_fir(value_type: &ValueType, real_type: &FirType) -> Option<FirType> {
    match value_type {
        ValueType::Int => Some(FirType::Int32),
        ValueType::Real => Some(real_type.clone()),
        ValueType::Sound => Some(FirType::Sound),
        ValueType::Tuple(_) => Some(value_fir_type(value_type, real_type.clone())),
    }
}
pub(super) fn materialize_region_roots(
    store: &mut FirStore,
    values: &[FirId],
    region: VectorRegion,
) -> Result<(Vec<FirId>, Vec<FirId>), PureVectorLowerError> {
    materialize_region_roots_with_prefix(
        store,
        values,
        region,
        Vec::new(),
        "fVecControlTemp",
        "iVecControlTemp",
    )
}

/// Result of [`materialize_region_roots_promoted`]: the materialized
/// statement list, the rewritten root values, and the promoted struct
/// fields.
pub(super) type PromotedRegionRoots = (Vec<FirId>, Vec<FirId>, Vec<(String, FirType)>);

/// `-ec` variant of [`materialize_region_roots`]: shared temporaries become
/// DSP struct fields written in place (plan phase 5, vector control-root
/// promotion), so their stores can move to `control` while compute-side
/// consumers load them across the function boundary.
pub(super) fn materialize_region_roots_promoted(
    store: &mut FirStore,
    values: &[FirId],
    region: VectorRegion,
) -> Result<PromotedRegionRoots, PureVectorLowerError> {
    let mut builder = FirBuilder::new(store);
    let mut statements: Vec<FirId> = values.iter().map(|&value| builder.drop_(value)).collect();
    let mut fields = materialize_shared_values_promoted(
        store,
        &mut statements,
        "fVecControlTemp",
        0,
        "iVecControlTemp",
        0,
    );
    let mut field_names = fields
        .iter()
        .map(|(name, _)| name.clone())
        .collect::<BTreeSet<_>>();
    let mut float_counter = next_promoted_counter(&field_names, "fVecControlTemp");
    let mut int_counter = next_promoted_counter(&field_names, "iVecControlTemp");
    let mut rewritten = Vec::with_capacity(values.len());
    let mut promoted_statements = Vec::with_capacity(statements.len());
    for statement in statements {
        let FirMatch::Drop(value) = match_fir(store, statement) else {
            promoted_statements.push(statement);
            continue;
        };
        if let FirMatch::LoadVar {
            name,
            access: AccessType::Struct,
            ..
        } = match_fir(store, value)
            && field_names.contains(&name)
        {
            // CSE already emitted the corresponding struct store. Retain the
            // Drop temporarily because the independent body checker uses it
            // as root evidence; final module materialization removes it.
            promoted_statements.push(statement);
            rewritten.push(value);
            continue;
        }
        let typ = store
            .value_type(value)
            .ok_or(PureVectorLowerError::CseRootCoverage { region })?;
        let (prefix, counter) = if matches!(typ, FirType::Int32 | FirType::Int64 | FirType::Bool) {
            ("iVecControlTemp", &mut int_counter)
        } else {
            ("fVecControlTemp", &mut float_counter)
        };
        let name = loop {
            let candidate = format!("{prefix}{counter}");
            *counter += 1;
            if field_names.insert(candidate.clone()) {
                break candidate;
            }
        };
        fields.push((name.clone(), typ.clone()));
        let store_root = FirBuilder::new(store).store_var(&name, AccessType::Struct, value);
        let load_root = FirBuilder::new(store).load_var(name, AccessType::Struct, typ);
        let evidence_root = FirBuilder::new(store).drop_(load_root);
        promoted_statements.push(store_root);
        promoted_statements.push(evidence_root);
        rewritten.push(load_root);
    }
    if rewritten.len() != values.len() {
        return Err(PureVectorLowerError::CseRootCoverage { region });
    }
    Ok((promoted_statements, rewritten, fields))
}

fn next_promoted_counter(names: &BTreeSet<String>, prefix: &str) -> u32 {
    names
        .iter()
        .filter_map(|name| name.strip_prefix(prefix)?.parse::<u32>().ok())
        .max()
        .map_or(0, |value| value.saturating_add(1))
}
pub(super) fn materialize_region_roots_with_prefix(
    store: &mut FirStore,
    values: &[FirId],
    region: VectorRegion,
    head_statements: Vec<FirId>,
    float_prefix: &str,
    int_prefix: &str,
) -> Result<(Vec<FirId>, Vec<FirId>), PureVectorLowerError> {
    // Head statements run before every root of the region. Mutable-table
    // stores are placed here: shared-value materialization inserts each
    // definition before its first use, so a store's index and value land
    // above it while every dependent read materializes below.
    let mut builder = FirBuilder::new(store);
    let mut statements = head_statements;
    statements.extend(values.iter().map(|&value| builder.drop_(value)));
    materialize_shared_values(store, &mut statements, float_prefix, 0, int_prefix, 0);
    let rewritten = statements
        .iter()
        .filter_map(|statement| match match_fir(store, *statement) {
            FirMatch::Drop(value) => Some(value),
            _ => None,
        })
        .collect::<Vec<_>>();
    if rewritten.len() != values.len() {
        return Err(PureVectorLowerError::CseRootCoverage { region });
    }
    Ok((statements, rewritten))
}
