Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  3 12:21:02 2022
| Host         : ww_cyxu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             161 |           51 |
| No           | No                    | Yes                    |             129 |           29 |
| No           | Yes                   | No                     |             104 |           31 |
| Yes          | No                    | No                     |             399 |           84 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             199 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                Enable Signal                                                                                |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                             | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/En_Data_Out_r_i_2_n_0                                                            |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]_0                   | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready0                                                                                                          | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                   | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/p_1_in__0[0]                                                                                                          | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/p_1_in__0[15]                                                                                                         | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                   | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                   | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                  | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                   | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                       |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]_0                   |                                                                                                                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |                9 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                          | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                             |               30 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                7 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                       |                9 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                                       |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                                       |                7 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                       |                7 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                       |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             57 |
| ~system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                             | system_i/image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/SensorCtrl_top/OP_model1/data1[31]_i_1_n_0                                                      |               28 |            128 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             |                                                                                                                                                       |               52 |            162 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     4 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                    19 |
| 10     |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    17 |
+--------+-----------------------+


