# FPGA-Designs AND Gate
This project demonstrates a simple FPGA design that creates a module with **one input and one output** behaving like an AND Gate.

## 📌Description
- **Module name:**  AND Gate
- **Function:**     The module has two inputs (a and b) and one output (out).

## 📂Files
- `And-Gate.v`        - Verilog   implementation
- `And-Gate.vhd`      - VHDL      implementation
- `tb_And-Gate.v`     - Verilog   testbench
- `tb_And-Gate.vhd`   - VHDL      testbench
- `waveform.png`      - Simulation result (identical for both Verilog and VHDL)
- `module.png`        - Block diagram of the And-Gate module

## 📝Notes
- Tools:    Vivado Simulator.
- Both Verilog and VHDL implementations produce the same result.
