// Seed: 1937102471
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wire id_2
);
  if (1'h0) always_comb id_4 = id_1;
  else begin : LABEL_0
    always id_4 = id_4 && 'b0;
    assign id_4 = id_0;
    wire id_5;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input wor id_6
    , id_8
);
  tri1 id_9;
  assign id_9 = id_1;
  supply0 id_10;
  tri0 id_11;
  wire id_12;
  wire id_13, id_14;
  always $display(id_10, id_4, {1, id_11});
  final #1 id_10 = id_3;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5
  );
endmodule
