

================================================================
== Vivado HLS Report for 'column_filter'
================================================================
* Date:           Wed Dec  5 01:55:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  109|  68381|  109|  68381|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |  108|  68380| 12 ~ 260 |          -|          -| 9 ~ 263 |    no    |
        | + loop_width  |    9|    257|         3|          1|          1| 8 ~ 256 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	6  / (exitcond5_i)
	4  / (!exitcond5_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_V = alloca i35"   --->   Operation 7 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %p_dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_buf_0_val_7_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 11 'alloca' 'k_buf_0_val_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_buf_0_val_8_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 12 'alloca' 'k_buf_0_val_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_buf_0_val_9_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 13 'alloca' 'k_buf_0_val_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_buf_0_val_10_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 14 'alloca' 'k_buf_0_val_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_buf_0_val_11_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 15 'alloca' 'k_buf_0_val_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_buf_0_val_12_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 16 'alloca' 'k_buf_0_val_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_buf_0_val_13_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 17 'alloca' 'k_buf_0_val_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%stop_row = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 20 'read' 'stop_row' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (2.26ns)   --->   "%widthloop = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 21 'read' 'widthloop' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %rows_out, i32 %stop_row)"   --->   Operation 23 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %cols_out, i32 %widthloop)"   --->   Operation 25 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @hls_KD_KD_LineBuffe_3) nounwind"   --->   Operation 26 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rend_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @hls_KD_KD_LineBuffe_3, i32 %rbegin_i_i) nounwind"   --->   Operation 27 'specregionend' 'rend_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_i)   --->   "%anchor_y_1_cast3_i2_s = select i1 %p_read_1, i32 3, i32 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:164->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:724]   --->   Operation 28 'select' 'anchor_y_1_cast3_i2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%start_row_cast_i_cas = select i1 %p_read_1, i32 3, i32 6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:732]   --->   Operation 29 'select' 'start_row_cast_i_cas' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.57ns)   --->   "%tmp_10_i = add i32 %stop_row, 7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 30 'add' 'tmp_10_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_11_i = sub i32 %tmp_10_i, %anchor_y_1_cast3_i2_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 31 'sub' 'tmp_11_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.57ns)   --->   "%index = add nsw i32 %stop_row, -7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:801]   --->   Operation 32 'add' 'index' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%not_read = xor i1 %p_read_1, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 33 'xor' 'not_read' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y_0_1_cast_i = zext i1 %not_read to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 34 'zext' 'y_0_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%y_0_2_cast_i_cast = select i1 %p_read_1, i32 0, i32 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 35 'select' 'y_0_2_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%y_0_3_cast_i_cast = select i1 %p_read_1, i32 0, i32 3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 36 'select' 'y_0_3_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%y_0_4_cast_i_cast = select i1 %p_read_1, i32 1, i32 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 37 'select' 'y_0_4_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%y_0_5_cast_i_cast = select i1 %p_read_1, i32 2, i32 5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 38 'select' 'y_0_5_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]"   --->   Operation 40 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.31ns)   --->   "%exitcond4_i = icmp eq i32 %t_V, %tmp_11_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 41 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 263, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 43 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 45 'specloopname' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 46 'specregionbegin' 'tmp_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.31ns)   --->   "%tmp_13_i = icmp ult i32 %t_V, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:771]   --->   Operation 47 'icmp' 'tmp_13_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.31ns)   --->   "%tmp_14_i = icmp ugt i32 %t_V, %start_row_cast_i_cas" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:775]   --->   Operation 48 'icmp' 'tmp_14_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.31ns)   --->   "%tmp_15_i = icmp ugt i32 %t_V, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:794]   --->   Operation 49 'icmp' 'tmp_15_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.57ns)   --->   "%tmp_138_0_i = add i32 -1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 50 'add' 'tmp_138_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_138_0_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 51 'bitselect' 'tmp_13' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%rev = xor i1 %tmp_13, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 52 'xor' 'rev' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.31ns)   --->   "%tmp_140_0_i = icmp slt i32 %tmp_138_0_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 53 'icmp' 'tmp_140_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%or_cond_i1_0_i = and i1 %tmp_140_0_i, %rev" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 54 'and' 'or_cond_i1_0_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_138_0_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 55 'bitselect' 'tmp_14' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%p_assign_4_0_i = select i1 %tmp_14, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 56 'select' 'p_assign_4_0_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.57ns)   --->   "%p_assign_3_0_1_i = add i32 -2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 57 'add' 'p_assign_3_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_1_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 58 'bitselect' 'tmp_15' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%rev2 = xor i1 %tmp_15, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 59 'xor' 'rev2' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.31ns)   --->   "%tmp_140_0_1_i = icmp slt i32 %p_assign_3_0_1_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 60 'icmp' 'tmp_140_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%or_cond_i1_0_1_i = and i1 %tmp_140_0_1_i, %rev2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 61 'and' 'or_cond_i1_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_1_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 62 'bitselect' 'tmp_16' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%p_assign_4_0_1_i = select i1 %tmp_16, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 63 'select' 'p_assign_4_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.57ns)   --->   "%p_assign_3_0_2_i = add i32 -3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 64 'add' 'p_assign_3_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_2_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 65 'bitselect' 'tmp_17' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%rev3 = xor i1 %tmp_17, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 66 'xor' 'rev3' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.31ns)   --->   "%tmp_140_0_2_i = icmp slt i32 %p_assign_3_0_2_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 67 'icmp' 'tmp_140_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%or_cond_i1_0_2_i = and i1 %tmp_140_0_2_i, %rev3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 68 'and' 'or_cond_i1_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_2_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 69 'bitselect' 'tmp_18' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%p_assign_4_0_2_i = select i1 %tmp_18, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 70 'select' 'p_assign_4_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.57ns)   --->   "%p_assign_3_0_3_i = add i32 -4, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 71 'add' 'p_assign_3_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_3_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 72 'bitselect' 'tmp_19' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%rev4 = xor i1 %tmp_19, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 73 'xor' 'rev4' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.31ns)   --->   "%tmp_140_0_3_i = icmp slt i32 %p_assign_3_0_3_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 74 'icmp' 'tmp_140_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%or_cond_i1_0_3_i = and i1 %tmp_140_0_3_i, %rev4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 75 'and' 'or_cond_i1_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_3_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 76 'bitselect' 'tmp_20' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%p_assign_4_0_3_i = select i1 %tmp_20, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 77 'select' 'p_assign_4_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.57ns)   --->   "%p_assign_3_0_4_i = add i32 -5, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 78 'add' 'p_assign_3_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_4_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 79 'bitselect' 'tmp_21' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%rev5 = xor i1 %tmp_21, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 80 'xor' 'rev5' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.31ns)   --->   "%tmp_140_0_4_i = icmp slt i32 %p_assign_3_0_4_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 81 'icmp' 'tmp_140_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%or_cond_i1_0_4_i = and i1 %tmp_140_0_4_i, %rev5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 82 'and' 'or_cond_i1_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_4_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 83 'bitselect' 'tmp_22' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%p_assign_4_0_4_i = select i1 %tmp_22, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 84 'select' 'p_assign_4_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.57ns)   --->   "%p_assign_3_0_5_i = add i32 -6, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 85 'add' 'p_assign_3_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_5_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 86 'bitselect' 'tmp_23' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%rev6 = xor i1 %tmp_23, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 87 'xor' 'rev6' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.31ns)   --->   "%tmp_140_0_5_i = icmp slt i32 %p_assign_3_0_5_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 88 'icmp' 'tmp_140_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%or_cond_i1_0_5_i = and i1 %tmp_140_0_5_i, %rev6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 89 'and' 'or_cond_i1_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_5_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 90 'bitselect' 'tmp_24' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%p_assign_4_0_5_i = select i1 %tmp_24, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 91 'select' 'p_assign_4_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.57ns)   --->   "%p_assign_3_0_6_i = add i32 -7, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 92 'add' 'p_assign_3_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_6_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 93 'bitselect' 'tmp_25' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%rev7 = xor i1 %tmp_25, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 94 'xor' 'rev7' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.31ns)   --->   "%tmp_140_0_6_i = icmp slt i32 %p_assign_3_0_6_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 95 'icmp' 'tmp_140_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%or_cond_i1_0_6_i = and i1 %tmp_140_0_6_i, %rev7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 96 'and' 'or_cond_i1_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_6_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 97 'bitselect' 'tmp_26' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%p_assign_4_0_6_i = select i1 %tmp_26, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 98 'select' 'p_assign_4_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.31ns)   --->   "%tmp_128_0_i = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 99 'icmp' 'tmp_128_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.31ns)   --->   "%tmp_128_0_1_i = icmp eq i32 %y_0_1_cast_i, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 100 'icmp' 'tmp_128_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.31ns)   --->   "%tmp_128_0_2_i = icmp eq i32 %y_0_2_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 101 'icmp' 'tmp_128_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.31ns)   --->   "%tmp_128_0_3_i = icmp eq i32 %y_0_3_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 102 'icmp' 'tmp_128_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.31ns)   --->   "%tmp_128_0_4_i = icmp eq i32 %y_0_4_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 103 'icmp' 'tmp_128_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.31ns)   --->   "%tmp_128_0_5_i = icmp eq i32 %y_0_5_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 104 'icmp' 'tmp_128_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.31ns)   --->   "%tmp_128_0_6_i = icmp eq i32 %start_row_cast_i_cas, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 105 'icmp' 'tmp_128_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%y_1_0_i = select i1 %or_cond_i1_0_i, i32 %tmp_138_0_i, i32 %p_assign_4_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 106 'select' 'y_1_0_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_i = sub nsw i32 %y_1_0_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 107 'sub' 'row_assign_7_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %row_assign_7_0_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 108 'trunc' 'tmp_27' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%y_1_0_1_i = select i1 %or_cond_i1_0_1_i, i32 %p_assign_3_0_1_i, i32 %p_assign_4_0_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 109 'select' 'y_1_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_1_i = sub nsw i32 %y_1_0_1_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 110 'sub' 'row_assign_7_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %row_assign_7_0_1_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 111 'trunc' 'tmp_28' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%y_1_0_2_i = select i1 %or_cond_i1_0_2_i, i32 %p_assign_3_0_2_i, i32 %p_assign_4_0_2_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 112 'select' 'y_1_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_2_i = sub nsw i32 %y_1_0_2_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 113 'sub' 'row_assign_7_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %row_assign_7_0_2_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 114 'trunc' 'tmp_29' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%y_1_0_3_i = select i1 %or_cond_i1_0_3_i, i32 %p_assign_3_0_3_i, i32 %p_assign_4_0_3_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 115 'select' 'y_1_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_3_i = sub nsw i32 %y_1_0_3_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 116 'sub' 'row_assign_7_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %row_assign_7_0_3_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 117 'trunc' 'tmp_30' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%y_1_0_4_i = select i1 %or_cond_i1_0_4_i, i32 %p_assign_3_0_4_i, i32 %p_assign_4_0_4_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 118 'select' 'y_1_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_4_i = sub nsw i32 %y_1_0_4_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 119 'sub' 'row_assign_7_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %row_assign_7_0_4_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 120 'trunc' 'tmp_31' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%y_1_0_5_i = select i1 %or_cond_i1_0_5_i, i32 %p_assign_3_0_5_i, i32 %p_assign_4_0_5_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 121 'select' 'y_1_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_5_i = sub nsw i32 %y_1_0_5_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 122 'sub' 'row_assign_7_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %row_assign_7_0_5_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 123 'trunc' 'tmp_32' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%y_1_0_6_i = select i1 %or_cond_i1_0_6_i, i32 %p_assign_3_0_6_i, i32 %p_assign_4_0_6_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 124 'select' 'y_1_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_6_i = sub nsw i32 %y_1_0_6_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 125 'sub' 'row_assign_7_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i32 %row_assign_7_0_6_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 126 'trunc' 'tmp_33' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 127 'br' <Predicate = (!exitcond4_i)> <Delay = 0.97>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 128 'ret' <Predicate = (exitcond4_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge357.0.i ]"   --->   Operation 129 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.31ns)   --->   "%exitcond5_i = icmp eq i32 %t_V_2, %widthloop" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 130 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 256, i64 0)"   --->   Operation 131 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_2, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 132 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %5, label %"operator().exit.0.0.i"" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_111_0_i = zext i32 %t_V_2 to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 134 'zext' 'tmp_111_0_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%k_buf_0_val_13_V_a = getelementptr [256 x i35]* %k_buf_0_val_13_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 135 'getelementptr' 'k_buf_0_val_13_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.99ns)   --->   "%col_buf_0_val_0_V_s = load i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 136 'load' 'col_buf_0_val_0_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%k_buf_0_val_12_V_a = getelementptr [256 x i35]* %k_buf_0_val_12_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 137 'getelementptr' 'k_buf_0_val_12_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (1.99ns)   --->   "%col_buf_0_val_1_V_s = load i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 138 'load' 'col_buf_0_val_1_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%k_buf_0_val_11_V_a = getelementptr [256 x i35]* %k_buf_0_val_11_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 139 'getelementptr' 'k_buf_0_val_11_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (1.99ns)   --->   "%col_buf_0_val_2_V_s = load i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 140 'load' 'col_buf_0_val_2_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%k_buf_0_val_10_V_a = getelementptr [256 x i35]* %k_buf_0_val_10_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 141 'getelementptr' 'k_buf_0_val_10_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (1.99ns)   --->   "%col_buf_0_val_3_V_s = load i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 142 'load' 'col_buf_0_val_3_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%k_buf_0_val_9_V_ad = getelementptr [256 x i35]* %k_buf_0_val_9_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 143 'getelementptr' 'k_buf_0_val_9_V_ad' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (1.99ns)   --->   "%col_buf_0_val_4_V_s = load i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 144 'load' 'col_buf_0_val_4_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%k_buf_0_val_8_V_ad = getelementptr [256 x i35]* %k_buf_0_val_8_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 145 'getelementptr' 'k_buf_0_val_8_V_ad' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (1.99ns)   --->   "%col_buf_0_val_5_V_s = load i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 146 'load' 'col_buf_0_val_5_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%k_buf_0_val_7_V_ad = getelementptr [256 x i35]* %k_buf_0_val_7_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 147 'getelementptr' 'k_buf_0_val_7_V_ad' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (1.99ns)   --->   "%col_buf_0_val_6_V_s = load i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 148 'load' 'col_buf_0_val_6_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_13_i, label %4, label %._crit_edge352.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:771]   --->   Operation 149 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %tmp_14_i, label %3, label %.preheader347.preheader.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:775]   --->   Operation 150 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_i, label %"operator().exit385.0.0.i", label %.preheader347.0.1.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 151 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_1_i, label %"operator().exit385.0.1.i", label %.preheader347.0.2.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 152 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_2_i, label %"operator().exit385.0.2.i", label %.preheader347.0.3.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 153 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_3_i, label %"operator().exit385.0.3.i", label %.preheader347.0.4.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 154 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_4_i, label %"operator().exit385.0.4.i", label %.preheader347.0.5.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 155 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_5_i, label %"operator().exit385.0.5.i", label %.preheader347.0.6.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 156 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_6_i, label %"operator().exit385.0.6.i", label %.preheader347.0.7.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 157 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "br label %.loopexit.0.i_ifconv"   --->   Operation 158 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_13_i, label %.preheader.preheader.0.i, label %._crit_edge354.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:782]   --->   Operation 159 'br' <Predicate = (!exitcond5_i & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "br label %.loopexit.0.i_ifconv"   --->   Operation 160 'br' <Predicate = (!exitcond5_i & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %tmp_14_i, label %"apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i", label %._crit_edge357.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:806]   --->   Operation 161 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 163 'specregionbegin' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:761]   --->   Operation 164 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/2] (1.99ns)   --->   "%col_buf_0_val_0_V_s = load i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 165 'load' 'col_buf_0_val_0_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 166 [1/2] (1.99ns)   --->   "%col_buf_0_val_1_V_s = load i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 166 'load' 'col_buf_0_val_1_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 167 [1/2] (1.99ns)   --->   "%col_buf_0_val_2_V_s = load i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 167 'load' 'col_buf_0_val_2_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 168 [1/2] (1.99ns)   --->   "%col_buf_0_val_3_V_s = load i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 168 'load' 'col_buf_0_val_3_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 169 [1/2] (1.99ns)   --->   "%col_buf_0_val_4_V_s = load i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 169 'load' 'col_buf_0_val_4_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 170 [1/2] (1.99ns)   --->   "%col_buf_0_val_5_V_s = load i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 170 'load' 'col_buf_0_val_5_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 171 [1/2] (1.99ns)   --->   "%col_buf_0_val_6_V_s = load i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 171 'load' 'col_buf_0_val_6_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 172 [1/1] (2.26ns)   --->   "%tmp_V_2 = call i35 @_ssdm_op_Read.ap_fifo.volatile.i35P(i35* %p_src_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:772]   --->   Operation 172 'read' 'tmp_V_2' <Predicate = (tmp_13_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i35 %tmp_V_2, i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:772]   --->   Operation 173 'store' <Predicate = (tmp_13_i)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge352.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:773]   --->   Operation 174 'br' <Predicate = (tmp_13_i)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.12ns)   --->   "%tmp_3 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 175 'mux' 'tmp_3' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_3 = select i1 %tmp_15_i, i35 %tmp_3, i35 %col_buf_0_val_3_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 176 'select' 'src_kernel_winY_0_v_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (1.12ns)   --->   "%tmp_4 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 177 'mux' 'tmp_4' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_4 = select i1 %tmp_15_i, i35 %tmp_4, i35 %col_buf_0_val_2_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 178 'select' 'src_kernel_winY_0_v_4' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.12ns)   --->   "%tmp_5 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_32)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 179 'mux' 'tmp_5' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_5 = select i1 %tmp_15_i, i35 %tmp_5, i35 %col_buf_0_val_1_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 180 'select' 'src_kernel_winY_0_v_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (1.12ns)   --->   "%tmp_6 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_33)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 181 'mux' 'tmp_6' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_6 = select i1 %tmp_15_i, i35 %tmp_6, i35 %col_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 182 'select' 'src_kernel_winY_0_v_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%OP1_V_0_0_i = sext i35 %src_kernel_winY_0_v_6 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 183 'sext' 'OP1_V_0_0_i' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%OP1_V_0_1_i = sext i35 %src_kernel_winY_0_v_5 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 184 'sext' 'OP1_V_0_1_i' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (1.59ns)   --->   "%addconv_i = add nsw i36 %OP1_V_0_1_i, %OP1_V_0_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 185 'add' 'addconv_i' <Predicate = (tmp_14_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%p_Val2_14_0_1_cast = sext i36 %addconv_i to i37" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 186 'sext' 'p_Val2_14_0_1_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_164_0_2_cast_i_c = sext i35 %src_kernel_winY_0_v_4 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 187 'sext' 'tmp_164_0_2_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_164_0_3_cast_i_c = sext i35 %src_kernel_winY_0_v_3 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 188 'sext' 'tmp_164_0_3_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.59ns)   --->   "%tmp = add i36 %tmp_164_0_2_cast_i_c, %tmp_164_0_3_cast_i_c" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 189 'add' 'tmp' <Predicate = (tmp_14_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_cast = sext i36 %tmp to i37" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 190 'sext' 'tmp_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.60ns)   --->   "%p_Val2_14_0_3_i = add i37 %tmp_cast, %p_Val2_14_0_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 191 'add' 'p_Val2_14_0_3_i' <Predicate = (tmp_14_i)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_4_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:812]   --->   Operation 192 'specregionend' 'empty' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 193 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.61>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_V_load_1 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 194 'load' 'tmp_V_load_1' <Predicate = (!tmp_14_i & tmp_128_0_i)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_1, i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 195 'store' <Predicate = (!tmp_14_i & tmp_128_0_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader347.0.1.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 196 'br' <Predicate = (!tmp_14_i & tmp_128_0_i)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_V_load_2 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 197 'load' 'tmp_V_load_2' <Predicate = (!tmp_14_i & tmp_128_0_1_i)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_2, i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 198 'store' <Predicate = (!tmp_14_i & tmp_128_0_1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader347.0.2.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 199 'br' <Predicate = (!tmp_14_i & tmp_128_0_1_i)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_V_load_3 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 200 'load' 'tmp_V_load_3' <Predicate = (!tmp_14_i & tmp_128_0_2_i)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_3, i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 201 'store' <Predicate = (!tmp_14_i & tmp_128_0_2_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader347.0.3.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 202 'br' <Predicate = (!tmp_14_i & tmp_128_0_2_i)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_V_load_4 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 203 'load' 'tmp_V_load_4' <Predicate = (!tmp_14_i & tmp_128_0_3_i)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_4, i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 204 'store' <Predicate = (!tmp_14_i & tmp_128_0_3_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader347.0.4.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 205 'br' <Predicate = (!tmp_14_i & tmp_128_0_3_i)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_V_load_5 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 206 'load' 'tmp_V_load_5' <Predicate = (!tmp_14_i & tmp_128_0_4_i)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_5, i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 207 'store' <Predicate = (!tmp_14_i & tmp_128_0_4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "br label %.preheader347.0.5.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 208 'br' <Predicate = (!tmp_14_i & tmp_128_0_4_i)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_V_load_6 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 209 'load' 'tmp_V_load_6' <Predicate = (!tmp_14_i & tmp_128_0_5_i)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_6, i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 210 'store' <Predicate = (!tmp_14_i & tmp_128_0_5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader347.0.6.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 211 'br' <Predicate = (!tmp_14_i & tmp_128_0_5_i)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_V_load_7 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 212 'load' 'tmp_V_load_7' <Predicate = (!tmp_14_i & tmp_128_0_6_i)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_7, i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 213 'store' <Predicate = (!tmp_14_i & tmp_128_0_6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader347.0.7.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 214 'br' <Predicate = (!tmp_14_i & tmp_128_0_6_i)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_V_load = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:789]   --->   Operation 215 'load' 'tmp_V_load' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_1_V_s, i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 216 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 217 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_2_V_s, i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 217 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 218 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_3_V_s, i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 218 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 219 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_4_V_s, i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 219 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 220 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_5_V_s, i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 220 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 221 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_6_V_s, i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 221 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 222 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load, i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:789]   --->   Operation 222 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "br label %._crit_edge354.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:791]   --->   Operation 223 'br' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.12ns)   --->   "%tmp_s = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_27)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 224 'mux' 'tmp_s' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v = select i1 %tmp_15_i, i35 %tmp_s, i35 %col_buf_0_val_6_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 225 'select' 'src_kernel_winY_0_v' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (1.12ns)   --->   "%tmp_1 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_28)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 226 'mux' 'tmp_1' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_1 = select i1 %tmp_15_i, i35 %tmp_1, i35 %col_buf_0_val_5_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 227 'select' 'src_kernel_winY_0_v_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (1.12ns)   --->   "%tmp_2 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_29)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 228 'mux' 'tmp_2' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_2 = select i1 %tmp_15_i, i35 %tmp_2, i35 %col_buf_0_val_4_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 229 'select' 'src_kernel_winY_0_v_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_14_0_3_cast = sext i37 %p_Val2_14_0_3_i to i38" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 230 'sext' 'p_Val2_14_0_3_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_164_0_4_cast_i = sext i35 %src_kernel_winY_0_v_2 to i38" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 231 'sext' 'tmp_164_0_4_cast_i' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_164_0_5_cast_i_c = sext i35 %src_kernel_winY_0_v_1 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 232 'sext' 'tmp_164_0_5_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_164_0_6_cast_i_c = sext i35 %src_kernel_winY_0_v to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 233 'sext' 'tmp_164_0_6_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i38 %p_Val2_14_0_3_cast, %tmp_164_0_4_cast_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 234 'add' 'tmp1' <Predicate = (tmp_14_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (1.59ns)   --->   "%tmp2 = add i36 %tmp_164_0_5_cast_i_c, %tmp_164_0_6_cast_i_c" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 235 'add' 'tmp2' <Predicate = (tmp_14_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i36 %tmp2 to i38" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 236 'sext' 'tmp2_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (2.18ns) (root node of TernaryAdder)   --->   "%p_Val2_14_0_6_i = add i38 %tmp2_cast, %tmp1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 237 'add' 'p_Val2_14_0_6_i' <Predicate = (tmp_14_i)> <Delay = 2.18> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_V_3 = sext i38 %p_Val2_14_0_6_i to i40" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:291->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 238 'sext' 'tmp_V_3' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i40P(i40* %p_dst_V_V, i40 %tmp_V_3)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:809]   --->   Operation 239 'write' <Predicate = (tmp_14_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "br label %._crit_edge357.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:810]   --->   Operation 240 'br' <Predicate = (tmp_14_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:813]   --->   Operation 241 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.42ns
The critical path consists of the following:
	fifo read on port 'rows' [21]  (2.26 ns)
	'add' operation ('tmp_10_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756) [31]  (1.58 ns)
	'sub' operation ('tmp_11_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756) [32]  (1.58 ns)

 <State 2>: 4.47ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756) [42]  (0 ns)
	'add' operation ('tmp_138_0_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798) [53]  (1.58 ns)
	'icmp' operation ('tmp_140_0_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798) [56]  (1.31 ns)
	'and' operation ('or_cond_i1_0_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798) [57]  (0 ns)
	'select' operation ('y_1_0_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798) [109]  (0 ns)
	'sub' operation ('row_assign_7_0_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802) [110]  (1.58 ns)

 <State 3>: 2ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757) [132]  (0 ns)
	'getelementptr' operation ('k_buf_0_val_10_V_a', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767) [148]  (0 ns)
	'load' operation ('col_buf[0].val[3].V[0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767) on array 'k_buf[0].val[10].V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706 [149]  (2 ns)

 <State 4>: 6.77ns
The critical path consists of the following:
	'load' operation ('col_buf[0].val[0].V[0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767) on array 'k_buf[0].val[13].V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706 [143]  (2 ns)
	'mux' operation ('tmp_3', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767) [228]  (1.12 ns)
	'select' operation ('src_kernel_winY[0].val[3].V[0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795) [229]  (0.45 ns)
	'add' operation ('tmp', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808) [244]  (1.6 ns)
	'add' operation ('p_Val2_14_0_3_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808) [246]  (1.6 ns)

 <State 5>: 7.61ns
The critical path consists of the following:
	'mux' operation ('tmp_s', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767) [222]  (1.12 ns)
	'select' operation ('src_kernel_winY[0].val[0].V[0]', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795) [223]  (0.45 ns)
	'add' operation ('tmp2', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808) [252]  (1.6 ns)
	'add' operation ('p_Val2_14_0_6_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808) [254]  (2.18 ns)
	fifo write on port 'p_dst_V_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) [256]  (2.26 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
