Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot systolic6x6_tb_behav xil_defaultlib.systolic6x6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'y_in' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/Systolic 6x6/systolic6x6.srcs/sources_1/new/systolic6x6.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'y_in' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/Systolic 6x6/systolic6x6.srcs/sources_1/new/systolic6x6.v:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'y_in' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/Systolic 6x6/systolic6x6.srcs/sources_1/new/systolic6x6.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'y_in' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/Systolic 6x6/systolic6x6.srcs/sources_1/new/systolic6x6.v:173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'y_in' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/Systolic 6x6/systolic6x6.srcs/sources_1/new/systolic6x6.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'y_in' [D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/Systolic 6x6/systolic6x6.srcs/sources_1/new/systolic6x6.v:175]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/Systolic 6x6/systolic6x6.srcs/sources_1/new/systolic6x6.v" Line 1. Module systolic6x6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Coolyeah/Semester7/MSIB7/Polytron/Tugas_Pak_Sutisna/PE_Desain/PE.srcs/sources_1/new/register.v" Line 1. Module register doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.systolic6x6
Compiling module xil_defaultlib.systolic6x6_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot systolic6x6_tb_behav
