/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [17:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  reg [61:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_3z ? celloutsig_0_5z[15] : celloutsig_0_3z);
  assign celloutsig_0_87z = !(celloutsig_0_8z ? celloutsig_0_13z : celloutsig_0_48z);
  assign celloutsig_0_13z = ~celloutsig_0_7z[12];
  assign celloutsig_0_22z = ~celloutsig_0_9z;
  assign celloutsig_1_11z = ~((celloutsig_1_3z[2] | celloutsig_1_10z[9]) & celloutsig_1_10z[51]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z[2] | celloutsig_1_7z[14]) & celloutsig_1_3z[2]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z[1] | celloutsig_1_11z) & celloutsig_1_6z[2]);
  assign celloutsig_0_24z = ~((celloutsig_0_15z | celloutsig_0_6z) & celloutsig_0_0z[4]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_3z) & (celloutsig_0_0z[6] | in_data[83]));
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_6z) & (celloutsig_0_6z | celloutsig_0_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_0z[0] | celloutsig_0_5z[3]) & (celloutsig_0_8z | celloutsig_0_6z));
  assign celloutsig_0_3z = ~((in_data[89] | in_data[44]) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_1_1z = in_data[186] | in_data[151];
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] ^ in_data[16]);
  assign celloutsig_0_18z = ~(celloutsig_0_10z[3] ^ in_data[10]);
  assign celloutsig_0_19z = ~(celloutsig_0_14z[2] ^ celloutsig_0_18z);
  assign celloutsig_0_20z = ~(celloutsig_0_3z ^ celloutsig_0_13z);
  assign celloutsig_1_7z = celloutsig_1_0z + { celloutsig_1_0z[17:5], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[11:2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z } + in_data[60:48];
  assign celloutsig_0_29z = { celloutsig_0_26z[6:3], celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_14z } + celloutsig_0_28z;
  assign celloutsig_1_9z = { celloutsig_1_6z[3], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[5:0] };
  assign celloutsig_0_9z = in_data[83:81] > { celloutsig_0_5z[6:5], celloutsig_0_6z };
  assign celloutsig_0_39z = celloutsig_0_24z ? { celloutsig_0_11z[10:6], celloutsig_0_25z, celloutsig_0_2z } : celloutsig_0_16z;
  assign celloutsig_1_19z = celloutsig_1_12z ? { celloutsig_1_6z[4], celloutsig_1_6z } : celloutsig_1_7z[8:3];
  assign celloutsig_0_21z = - { celloutsig_0_5z[10:7], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_2z = | { in_data[179:172], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_48z = ~^ { celloutsig_0_39z[2], celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_88z = ~^ in_data[65:63];
  assign celloutsig_1_4z = ~^ { celloutsig_1_0z[12:1], celloutsig_1_2z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_10z[4:1], celloutsig_0_14z };
  assign celloutsig_0_2z = ~^ in_data[66:63];
  assign celloutsig_0_25z = ~^ { celloutsig_0_21z[7:6], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_1_5z = celloutsig_1_3z[3:1] << in_data[177:175];
  assign celloutsig_0_14z = { celloutsig_0_7z[16], celloutsig_0_8z, celloutsig_0_2z } << { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[90:83] <<< in_data[10:3];
  assign celloutsig_0_5z = { in_data[36:21], celloutsig_0_1z } <<< { in_data[78:76], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[150:132] <<< in_data[121:103];
  assign celloutsig_1_3z = { in_data[173:169], celloutsig_1_1z, celloutsig_1_1z } <<< { celloutsig_1_0z[15:10], celloutsig_1_2z };
  assign celloutsig_0_26z = { in_data[73:57], celloutsig_0_20z } <<< { celloutsig_0_16z[0], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_28z = { in_data[94:87], celloutsig_0_4z } <<< { celloutsig_0_7z[11:4], celloutsig_0_12z };
  assign celloutsig_1_6z = { celloutsig_1_0z[4:1], celloutsig_1_1z } - celloutsig_1_3z[6:2];
  assign celloutsig_1_8z = celloutsig_1_0z[5:1] - celloutsig_1_0z[12:8];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_7z = in_data[18:1];
  always_latch
    if (!clkin_data[160]) celloutsig_1_10z = 62'h0000000000000000;
    else if (clkin_data[64]) celloutsig_1_10z = { in_data[157:108], celloutsig_1_9z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_10z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_0_16z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_16z = celloutsig_0_10z[7:1];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
