###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Tue Mar 21 10:02:11 2023
#  Design:            minimips
#  Command:           ccopt_design
###############################################################
Path 1: MET (3.774 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.592              0.000
      Net Latency:+          0.584 (P)          0.000 (I)
          Arrival:=          4.993              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.993
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.019
            Slack:=          3.774
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.015    0.215  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.036   0.222    0.438  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.220   0.180    0.617  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2678/Q                           -      B->Q     F     AO221X0         1  0.081   0.422    1.039  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.182   0.180    1.219  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.065   0.000    1.219  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX12          27  0.005   0.111    4.521  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L2_68/Q  -      A->Q   F     BUX3            2  0.093   0.122    4.643  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           2      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L3_43/Q  -      A->Q   F     BUX1            1  0.077   0.147    4.790  
  U1_pf_RC_CG_HIER_INST1/CTS_8                         -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_ccd_BUF_clock_G0_L4_69/Q  -      A->Q   F     BUX2            1  0.106   0.202    4.993  
  U1_pf_RC_CG_HIER_INST1/CTS_7                         -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN                    -      GN     F     DLLQX1          1  0.197   0.014    4.993  
#-------------------------------------------------------------------------------------------------------------------
Path 2: MET (4.068 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.592              0.000
      Net Latency:+          0.616 (P)          0.000 (I)
          Arrival:=          5.024              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.024
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.756
            Slack:=          4.068
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  R     (arrival)       6  0.003   0.015    0.215  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     R     OA21X0          3  0.036   0.312    0.527  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    R     NO2I1X1         2  0.381   0.157    0.684  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2681/Q                           -      A->Q     R     OR2X1           1  0.127   0.115    0.799  
  U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     R     OR2X1           1  0.072   0.157    0.956  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        R     DLLQX1          1  0.154   0.001    0.956  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX12          27  0.005   0.105    4.514  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   F     BUX2            2  0.093   0.128    4.642  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L3_42/Q  -      A->Q   F     BUX1            1  0.082   0.137    4.779  
  U2_ei_RC_CG_HIER_INST2/CTS_8                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccd_BUF_clock_G0_L4_67/Q  -      A->Q   F     BUX1            1  0.089   0.245    5.024  
  U2_ei_RC_CG_HIER_INST2/CTS_7                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN                    -      GN     F     DLLQX1          1  0.263   0.007    5.024  
#-------------------------------------------------------------------------------------------------------------------
Path 3: MET (4.231 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.592              0.000
      Net Latency:+          0.629 (P)          0.000 (I)
          Arrival:=          5.038              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.038
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.607
            Slack:=          4.231
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  R     (arrival)       6  0.003   0.015    0.215  
  ram_ack                            -      -        -     (net)           6      -       -        -  
  g2733/Q                            -      C->Q     R     OA21X0          3  0.036   0.312    0.527  
  n_144                              -      -        -     (net)           3      -       -        -  
  g2682/Q                            -      B->Q     R     OR2X1           1  0.381   0.164    0.692  
  U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.081   0.115    0.807  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.080   0.000    0.807  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       3  0.003   0.010    4.419  
  clock                                                 -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                           -      A->Q   F     BUX2            4  0.022   0.169    4.588  
  CTS_42                                                -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_cdb_BUF_clock_G0_L2_69/Q  -      A->Q   F     BUX1            1  0.181   0.195    4.783  
  RC_CG_DECLONE_HIER_INST/CTS_6                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_ccd_BUF_clock_G0_L3_46/Q  -      A->Q   F     BUX0            1  0.140   0.255    5.038  
  RC_CG_DECLONE_HIER_INST/CTS_5                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN                    -      GN     F     DLLQX1          1  0.227   0.001    5.038  
#--------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.413 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.592              0.000
      Net Latency:+          0.633 (P)          0.000 (I)
          Arrival:=          5.042              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.042
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.428
            Slack:=          4.413
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.015    0.215  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2680/Q                           -      A->Q     F     AO31X1          1  0.036   0.254    0.469  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     F     OR2X1           1  0.104   0.160    0.628  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        F     DLLQX1          1  0.064   0.000    0.628  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001    4.410  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX12          27  0.005   0.105    4.514  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_66/Q  -      A->Q   F     BUX2            2  0.093   0.123    4.637  
  U2_ei_RC_CG_HIER_INST3/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L3_41/Q  -      A->Q   F     BUX1            1  0.076   0.134    4.772  
  U2_ei_RC_CG_HIER_INST3/CTS_8                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_ccd_BUF_clock_G0_L4_65/Q  -      A->Q   F     BUX1            1  0.087   0.270    5.042  
  U2_ei_RC_CG_HIER_INST3/CTS_7                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN                    -      GN     F     DLLQX1          1  0.307   0.011    5.042  
#-------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.506 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.592              0.000
      Net Latency:+          0.661 (P)          0.000 (I)
          Arrival:=          5.069              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.069
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.364
            Slack:=          4.506
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.016    0.216  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2926/Q                           -      B->Q     R     ON21X1          1  0.036   0.103    0.319  
  stop_all                          -      -        -     (net)           1      -       -        -  
  U3_di_g7405/Q                     -      A->Q     F     NA2X1           1  0.228   0.054    0.373  
  U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     F     OR2X1           1  0.119   0.191    0.564  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        F     DLLQX1          1  0.095   0.001    0.564  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.010    4.419  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                          -      A->Q   F     BUX2            4  0.022   0.171    4.590  
  CTS_42                                               -      -      -     (net)           4      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L2_70/Q  -      A->Q   F     BUX1            1  0.182   0.210    4.800  
  U3_di_RC_CG_HIER_INST4/CTS_6                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_ccd_BUF_clock_G0_L3_50/Q  -      A->Q   F     BUX0            1  0.165   0.269    5.069  
  U3_di_RC_CG_HIER_INST4/CTS_5                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN                    -      GN     F     DLLQX1          1  0.239   0.001    5.069  
#-------------------------------------------------------------------------------------------------------------------
Path 6: MET (9.181 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.547 (P)          0.000 (I)
          Arrival:=          9.989              0.000
 
            Setup:-          0.130
    Required Time:=          9.858
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.477
            Slack:=          9.181
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[30]                   -      ram_data[30]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[30]                   -      -             -     (net)           2      -       -        -  
  g2660/Q                        -      A->Q          R     AND2X1          3  0.006   0.165    0.368  
  n_200                          -      -             -     (net)           3      -       -        -  
  g2509/Q                        -      A->Q          F     AN22X1          1  0.219   0.115    0.483  
  n_201                          -      -             -     (net)           1      -       -        -  
  g2342/Q                        -      A->Q          R     NO2X1           1  0.387   0.195    0.677  
  n_238                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/D  -      D             R     DFRQX1          1  0.246   0.001    0.677  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.209    9.989  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/C  -      C      R     DFRQX1        100  0.279   0.035    9.989  
#---------------------------------------------------------------------------------------------
Path 7: MET (9.195 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.545 (P)          0.000 (I)
          Arrival:=          9.987              0.000
 
            Setup:-          0.130
    Required Time:=          9.857
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.463
            Slack:=          9.195
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[3]                   -      ram_data[3]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[3]                   -      -            -     (net)           2      -       -        -  
  g2658/Q                       -      A->Q         R     AND2X1          3  0.010   0.167    0.371  
  n_525                         -      -            -     (net)           3      -       -        -  
  g2511/Q                       -      A->Q         F     AN22X1          1  0.221   0.130    0.501  
  n_526                         -      -            -     (net)           1      -       -        -  
  g2344/Q                       -      A->Q         R     NO2X1           1  0.425   0.162    0.663  
  n_535                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/D  -      D            R     DFRQX1          1  0.226   0.000    0.663  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.208    9.987  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/C   -      C      R     DFRQX1         91  0.289   0.054    9.987  
#---------------------------------------------------------------------------------------------
Path 8: MET (9.203 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.547 (P)          0.000 (I)
          Arrival:=          9.989              0.000
 
            Setup:-          0.130
    Required Time:=          9.859
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.456
            Slack:=          9.203
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g2662/Q                        -      A->Q          R     AND2X1          3  0.005   0.150    0.352  
  n_202                          -      -             -     (net)           3      -       -        -  
  g2507/Q                        -      A->Q          F     AN22X1          1  0.193   0.114    0.467  
  n_203                          -      -             -     (net)           1      -       -        -  
  g2341/Q                        -      A->Q          R     NO2X1           1  0.398   0.189    0.656  
  n_247                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.234   0.000    0.656  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.209    9.989  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1        100  0.279   0.035    9.989  
#---------------------------------------------------------------------------------------------
Path 9: MET (9.208 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.130
    Required Time:=          9.853
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.445
            Slack:=          9.208
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[16]                   -      ram_data[16]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[16]                   -      -             -     (net)           2      -       -        -  
  g2676/Q                        -      A->Q          R     AND2X1          3  0.020   0.140    0.350  
  n_226                          -      -             -     (net)           3      -       -        -  
  g2494/Q                        -      A->Q          F     AN22X1          1  0.176   0.118    0.468  
  n_227                          -      -             -     (net)           1      -       -        -  
  g2326/Q                        -      A->Q          R     NO2X1           1  0.417   0.177    0.645  
  n_250                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/D  -      D             R     DFRQX1          1  0.218   0.001    0.645  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.203    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/C  -      C      R     DFRQX1         91  0.289   0.049    9.983  
#---------------------------------------------------------------------------------------------
Path 10: MET (9.213 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.545 (P)          0.000 (I)
          Arrival:=          9.987              0.000
 
            Setup:-          0.130
    Required Time:=          9.858
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.444
            Slack:=          9.213
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[8]                   -      ram_data[8]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[8]                   -      -            -     (net)           2      -       -        -  
  g2984/Q                       -      A->Q         R     AND2X1          3  0.010   0.162    0.366  
  n_188                         -      -            -     (net)           3      -       -        -  
  g2973/Q                       -      A->Q         F     AN22X1          1  0.213   0.130    0.496  
  n_189                         -      -            -     (net)           1      -       -        -  
  g2967/Q                       -      A->Q         R     NO2X1           1  0.428   0.148    0.644  
  n_253                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/D  -      D            R     DFRQX1          1  0.208   0.000    0.644  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.208    9.987  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/C   -      C      R     DFRQX1         91  0.289   0.054    9.987  
#---------------------------------------------------------------------------------------------
Path 11: MET (9.217 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.129
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.437
            Slack:=          9.217
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[5]                   -      ram_data[5]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[5]                   -      -            -     (net)           2      -       -        -  
  g2656/Q                       -      A->Q         R     AND2X1          3  0.012   0.149    0.355  
  n_196                         -      -            -     (net)           3      -       -        -  
  g2513/Q                       -      A->Q         F     AN22X1          1  0.192   0.123    0.477  
  n_197                         -      -            -     (net)           1      -       -        -  
  g2346/Q                       -      A->Q         R     NO2X1           1  0.420   0.159    0.637  
  n_257                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/D  -      D            R     DFRQX1          1  0.195   0.000    0.637  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.203    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/C   -      C      R     DFRQX1         91  0.289   0.050    9.983  
#---------------------------------------------------------------------------------------------
Path 12: MET (9.217 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.545 (P)          0.000 (I)
          Arrival:=          9.987              0.000
 
            Setup:-          0.129
    Required Time:=          9.858
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.441
            Slack:=          9.217
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[13]                   -      ram_data[13]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[13]                   -      -             -     (net)           2      -       -        -  
  g2954/Q                        -      A->Q          R     AND2X1          3  0.014   0.163    0.369  
  n_230                          -      -             -     (net)           3      -       -        -  
  g2492/Q                        -      A->Q          F     AN22X1          1  0.214   0.122    0.490  
  n_231                          -      -             -     (net)           1      -       -        -  
  g2325/Q                        -      A->Q          R     NO2X1           1  0.407   0.150    0.641  
  n_239                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/D  -      D             R     DFRQX1          1  0.187   0.000    0.641  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.208    9.987  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/C  -      C      R     DFRQX1         91  0.289   0.054    9.987  
#---------------------------------------------------------------------------------------------
Path 13: MET (9.217 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.129
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.437
            Slack:=          9.217
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[18]                   -      ram_data[18]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[18]                   -      -             -     (net)           2      -       -        -  
  g2674/Q                        -      A->Q          R     AND2X1          3  0.007   0.172    0.375  
  n_224                          -      -             -     (net)           3      -       -        -  
  g2495/Q                        -      A->Q          F     AN22X1          1  0.230   0.125    0.501  
  n_225                          -      -             -     (net)           1      -       -        -  
  g2328/Q                        -      A->Q          R     NO2X1           1  0.410   0.136    0.637  
  n_248                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/D  -      D             R     DFRQX1          1  0.197   0.000    0.637  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.204    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/C  -      C      R     DFRQX1         91  0.289   0.050    9.983  
#---------------------------------------------------------------------------------------------
Path 14: MET (9.218 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.528 (P)          0.000 (I)
          Arrival:=          9.970              0.000
 
            Setup:-          0.129
    Required Time:=          9.841
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.423
            Slack:=          9.218
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[4]                   -      ram_data[4]  R     (arrival)       2  0.003   0.007    0.206  
  ram_data[4]                   -      -            -     (net)           2      -       -        -  
  g2657/Q                       -      A->Q         R     AND2X1          3  0.014   0.155    0.362  
  n_523                         -      -            -     (net)           3      -       -        -  
  g2512/Q                       -      A->Q         F     AN22X1          1  0.202   0.111    0.473  
  n_524                         -      -            -     (net)           1      -       -        -  
  g2345/Q                       -      A->Q         R     NO2X1           1  0.386   0.149    0.623  
  n_536                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/D  -      D            R     DFRQX1          1  0.193   0.000    0.623  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.190    9.970  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/C   -      C      R     DFRQX1         91  0.287   0.036    9.970  
#---------------------------------------------------------------------------------------------
Path 15: MET (9.218 ns) Setup Check with Pin U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.548 (P)          0.000 (I)
          Arrival:=          9.990              0.000
 
            Setup:-          0.131
    Required Time:=          9.859
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.441
            Slack:=          9.218
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[18]              -      ram_data[18]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[18]              -      -             -     (net)           2      -       -        -  
  g2674/Q                   -      A->Q          R     AND2X1          3  0.007   0.172    0.375  
  n_224                     -      -             -     (net)           3      -       -        -  
  g2427/Q                   -      D->Q          F     AN22X1          1  0.230   0.080    0.455  
  n_276                     -      -             -     (net)           1      -       -        -  
  g2259/Q                   -      A->Q          R     NO2X1           1  0.445   0.185    0.641  
  n_303                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[18]/D  -      D             R     DFRQX1          1  0.251   0.001    0.641  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.209    9.990  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[18]/C                             -      C      R     DFRQX1         33  0.298   0.006    9.990  
#-------------------------------------------------------------------------------------------------------------------
Path 16: MET (9.218 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[6]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.129
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.435
            Slack:=          9.218
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[6]                   -      ram_data[6]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[6]                   -      -            -     (net)           2      -       -        -  
  g2677/Q                       -      A->Q         R     AND2X1          3  0.013   0.145    0.352  
  n_194                         -      -            -     (net)           3      -       -        -  
  g2514/Q                       -      A->Q         F     AN22X1          1  0.185   0.122    0.474  
  n_195                         -      -            -     (net)           1      -       -        -  
  g2347/Q                       -      A->Q         R     NO2X1           1  0.421   0.162    0.635  
  n_259                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/D  -      D            R     DFRQX1          1  0.197   0.000    0.635  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.203    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/C   -      C      R     DFRQX1         91  0.289   0.050    9.983  
#---------------------------------------------------------------------------------------------
Path 17: MET (9.219 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.129
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.434
            Slack:=          9.219
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[15]                   -      ram_data[15]  R     (arrival)       2  0.003   0.009    0.209  
  ram_data[15]                   -      -             -     (net)           2      -       -        -  
  g2980/Q                        -      A->Q          R     AND2X1          3  0.020   0.144    0.353  
  n_184                          -      -             -     (net)           3      -       -        -  
  g2975/Q                        -      A->Q          F     AN22X1          1  0.182   0.119    0.472  
  n_185                          -      -             -     (net)           1      -       -        -  
  g2968/Q                        -      A->Q          R     NO2X1           1  0.417   0.162    0.634  
  n_251                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/D  -      D             R     DFRQX1          1  0.199   0.000    0.634  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.203    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/C  -      C      R     DFRQX1         91  0.289   0.050    9.983  
#---------------------------------------------------------------------------------------------
Path 18: MET (9.222 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.527 (P)          0.000 (I)
          Arrival:=          9.969              0.000
 
            Setup:-          0.129
    Required Time:=          9.841
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.419
            Slack:=          9.222
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[0]                   -      ram_data[0]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[0]                   -      -            -     (net)           2      -       -        -  
  g2655/Q                       -      A->Q         R     AND2X1          3  0.015   0.164    0.370  
  n_533                         -      -            -     (net)           3      -       -        -  
  g2491/Q                       -      A->Q         F     AN22X1          1  0.216   0.111    0.481  
  n_534                         -      -            -     (net)           1      -       -        -  
  g2323/Q                       -      A->Q         R     NO2X1           1  0.379   0.137    0.619  
  n_539                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/D  -      D            R     DFRQX1          1  0.180   0.000    0.619  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.190    9.969  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/C   -      C      R     DFRQX1         91  0.287   0.036    9.969  
#---------------------------------------------------------------------------------------------
Path 19: MET (9.228 ns) Setup Check with Pin U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.548 (P)          0.000 (I)
          Arrival:=          9.990              0.000
 
            Setup:-          0.132
    Required Time:=          9.859
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.430
            Slack:=          9.228
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[16]              -      ram_data[16]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[16]              -      -             -     (net)           2      -       -        -  
  g2676/Q                   -      A->Q          R     AND2X1          3  0.020   0.140    0.350  
  n_226                     -      -             -     (net)           3      -       -        -  
  g2425/Q                   -      D->Q          F     AN22X1          1  0.176   0.071    0.420  
  n_278                     -      -             -     (net)           1      -       -        -  
  g2257/Q                   -      A->Q          R     NO2X1           1  0.433   0.210    0.630  
  n_305                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[16]/D  -      D             R     DFRQX1          1  0.290   0.001    0.630  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.210    9.990  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[16]/C                             -      C      R     DFRQX1         33  0.298   0.007    9.990  
#-------------------------------------------------------------------------------------------------------------------
Path 20: MET (9.231 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.546 (P)          0.000 (I)
          Arrival:=          9.989              0.000
 
            Setup:-          0.129
    Required Time:=          9.859
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.428
            Slack:=          9.231
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g2659/Q                        -      A->Q          R     AND2X1          3  0.006   0.149    0.352  
  n_198                          -      -             -     (net)           3      -       -        -  
  g2510/Q                        -      A->Q          F     AN22X1          1  0.192   0.113    0.465  
  n_199                          -      -             -     (net)           1      -       -        -  
  g2343/Q                        -      A->Q          R     NO2X1           1  0.394   0.163    0.628  
  n_235                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.201   0.000    0.628  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.209    9.989  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1        100  0.279   0.035    9.989  
#---------------------------------------------------------------------------------------------
Path 21: MET (9.232 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.528 (P)          0.000 (I)
          Arrival:=          9.970              0.000
 
            Setup:-          0.129
    Required Time:=          9.841
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.409
            Slack:=          9.232
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[2]                   -      ram_data[2]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[2]                   -      -            -     (net)           2      -       -        -  
  g2661/Q                       -      A->Q         R     AND2X1          3  0.014   0.165    0.371  
  n_527                         -      -            -     (net)           3      -       -        -  
  g2508/Q                       -      A->Q         F     AN22X1          1  0.218   0.110    0.480  
  n_528                         -      -            -     (net)           1      -       -        -  
  g2340/Q                       -      A->Q         R     NO2X1           1  0.375   0.129    0.609  
  n_537                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/D  -      D            R     DFRQX1          1  0.171   0.000    0.609  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.190    9.970  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/C   -      C      R     DFRQX1         91  0.287   0.036    9.970  
#---------------------------------------------------------------------------------------------
Path 22: MET (9.236 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.544 (P)          0.000 (I)
          Arrival:=          9.986              0.000
 
            Setup:-          0.129
    Required Time:=          9.858
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.422
            Slack:=          9.236
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g2668/Q                        -      A->Q          R     AND2X1          3  0.005   0.163    0.365  
  n_214                          -      -             -     (net)           3      -       -        -  
  g2501/Q                        -      A->Q          F     AN22X1          1  0.216   0.114    0.479  
  n_215                          -      -             -     (net)           1      -       -        -  
  g2334/Q                        -      A->Q          R     NO2X1           1  0.386   0.143    0.622  
  n_243                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.178   0.000    0.622  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.207    9.986  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1        100  0.278   0.032    9.986  
#---------------------------------------------------------------------------------------------
Path 23: MET (9.237 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.129
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.418
            Slack:=          9.237
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[11]                   -      ram_data[11]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[11]                   -      -             -     (net)           2      -       -        -  
  g2953/Q                        -      A->Q          R     AND2X1          3  0.018   0.144    0.352  
  n_232                          -      -             -     (net)           3      -       -        -  
  g2490/Q                        -      A->Q          F     AN22X1          1  0.182   0.123    0.475  
  n_233                          -      -             -     (net)           1      -       -        -  
  g2324/Q                        -      A->Q          R     NO2X1           1  0.426   0.143    0.618  
  n_237                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/D  -      D             R     DFRQX1          1  0.174   0.000    0.618  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.203    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/C  -      C      R     DFRQX1         91  0.289   0.050    9.983  
#---------------------------------------------------------------------------------------------
Path 24: MET (9.238 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.544 (P)          0.000 (I)
          Arrival:=          9.986              0.000
 
            Setup:-          0.129
    Required Time:=          9.857
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.420
            Slack:=          9.238
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[7]                   -      ram_data[7]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[7]                   -      -            -     (net)           2      -       -        -  
  g2978/Q                       -      A->Q         R     AND2X1          3  0.010   0.171    0.375  
  n_182                         -      -            -     (net)           3      -       -        -  
  g2976/Q                       -      A->Q         F     AN22X1          1  0.227   0.111    0.486  
  n_183                         -      -            -     (net)           1      -       -        -  
  g2966/Q                       -      A->Q         R     NO2X1           1  0.375   0.133    0.620  
  n_258                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/D  -      D            R     DFRQX1          1  0.174   0.000    0.620  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.206    9.986  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/C   -      C      R     DFRQX1         91  0.289   0.053    9.986  
#---------------------------------------------------------------------------------------------
Path 25: MET (9.239 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.540 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.129
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.415
            Slack:=          9.239
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[27]                   -      ram_data[27]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[27]                   -      -             -     (net)           2      -       -        -  
  g2664/Q                        -      A->Q          R     AND2X1          3  0.005   0.156    0.359  
  n_180                          -      -             -     (net)           3      -       -        -  
  g2505/Q                        -      A->Q          F     AN22X1          1  0.204   0.108    0.467  
  n_181                          -      -             -     (net)           1      -       -        -  
  g2338/Q                        -      A->Q          R     NO2X1           1  0.376   0.148    0.615  
  n_260                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/D  -      D             R     DFRQX1          1  0.186   0.000    0.615  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.203    9.983  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/C  -      C      R     DFRQX1        100  0.278   0.029    9.983  
#---------------------------------------------------------------------------------------------
Path 26: MET (9.241 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.544 (P)          0.000 (I)
          Arrival:=          9.986              0.000
 
            Setup:-          0.129
    Required Time:=          9.857
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.416
            Slack:=          9.241
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[9]                   -      ram_data[9]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[9]                   -      -            -     (net)           2      -       -        -  
  g2979/Q                       -      A->Q         R     AND2X1          3  0.012   0.151    0.357  
  n_186                         -      -            -     (net)           3      -       -        -  
  g2974/Q                       -      A->Q         F     AN22X1          1  0.195   0.110    0.467  
  n_187                         -      -            -     (net)           1      -       -        -  
  g2964/Q                       -      A->Q         R     NO2X1           1  0.387   0.149    0.616  
  n_254                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/D  -      D            R     DFRQX1          1  0.190   0.000    0.616  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.206    9.986  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/C   -      C      R     DFRQX1         91  0.289   0.053    9.986  
#---------------------------------------------------------------------------------------------
Path 27: MET (9.241 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.130
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.413
            Slack:=          9.241
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[19]                   -      ram_data[19]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[19]                   -      -             -     (net)           2      -       -        -  
  g2673/Q                        -      A->Q          R     AND2X1          3  0.007   0.140    0.343  
  n_222                          -      -             -     (net)           3      -       -        -  
  g2496/Q                        -      A->Q          F     AN22X1          1  0.176   0.122    0.465  
  n_223                          -      -             -     (net)           1      -       -        -  
  g2329/Q                        -      A->Q          R     NO2X1           1  0.426   0.148    0.613  
  n_234                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/D  -      D             R     DFRQX1          1  0.209   0.000    0.613  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.204    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/C  -      C      R     DFRQX1         91  0.289   0.050    9.983  
#---------------------------------------------------------------------------------------------
Path 28: MET (9.241 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.546 (P)          0.000 (I)
          Arrival:=          9.989              0.000
 
            Setup:-          0.129
    Required Time:=          9.859
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.418
            Slack:=          9.241
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g2663/Q                        -      A->Q          R     AND2X1          3  0.005   0.149    0.351  
  n_204                          -      -             -     (net)           3      -       -        -  
  g2506/Q                        -      A->Q          F     AN22X1          1  0.191   0.108    0.459  
  n_205                          -      -             -     (net)           1      -       -        -  
  g2339/Q                        -      A->Q          R     NO2X1           1  0.383   0.159    0.618  
  n_240                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.199   0.000    0.618  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.209    9.989  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1        100  0.279   0.035    9.989  
#---------------------------------------------------------------------------------------------
Path 29: MET (9.244 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.545 (P)          0.000 (I)
          Arrival:=          9.987              0.000
 
            Setup:-          0.129
    Required Time:=          9.858
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.414
            Slack:=          9.244
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[14]                   -      ram_data[14]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[14]                   -      -             -     (net)           2      -       -        -  
  g2983/Q                        -      A->Q          R     AND2X1          3  0.016   0.155    0.362  
  n_190                          -      -             -     (net)           3      -       -        -  
  g2972/Q                        -      A->Q          F     AN22X1          1  0.200   0.112    0.474  
  n_191                          -      -             -     (net)           1      -       -        -  
  g2963/Q                        -      A->Q          R     NO2X1           1  0.387   0.140    0.614  
  n_255                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/D  -      D             R     DFRQX1          1  0.179   0.000    0.614  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.207    9.987  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/C  -      C      R     DFRQX1         91  0.289   0.054    9.987  
#---------------------------------------------------------------------------------------------
Path 30: MET (9.246 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.528 (P)          0.000 (I)
          Arrival:=          9.970              0.000
 
            Setup:-          0.129
    Required Time:=          9.841
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.395
            Slack:=          9.246
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[12]                   -      ram_data[12]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[12]                   -      -             -     (net)           2      -       -        -  
  g2982/Q                        -      A->Q          R     AND2X1          3  0.020   0.128    0.338  
  n_192                          -      -             -     (net)           3      -       -        -  
  g2971/Q                        -      A->Q          F     AN22X1          1  0.156   0.113    0.451  
  n_193                          -      -             -     (net)           1      -       -        -  
  g2965/Q                        -      A->Q          R     NO2X1           1  0.411   0.144    0.595  
  n_256                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/D  -      D             R     DFRQX1          1  0.181   0.000    0.595  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.190    9.970  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/C  -      C      R     DFRQX1         91  0.287   0.036    9.970  
#---------------------------------------------------------------------------------------------
Path 31: MET (9.247 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          9.983              0.000
 
            Setup:-          0.129
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.406
            Slack:=          9.247
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[10]                   -      ram_data[10]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[10]                   -      -             -     (net)           2      -       -        -  
  g2977/Q                        -      A->Q          R     AND2X1          3  0.016   0.137    0.344  
  n_206                          -      -             -     (net)           3      -       -        -  
  g2970/Q                        -      A->Q          F     AN22X1          1  0.171   0.113    0.457  
  n_207                          -      -             -     (net)           1      -       -        -  
  g2969/Q                        -      A->Q          R     NO2X1           1  0.405   0.149    0.606  
  n_252                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/D  -      D             R     DFRQX1          1  0.186   0.000    0.606  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.203    9.983  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/C  -      C      R     DFRQX1         91  0.289   0.049    9.983  
#---------------------------------------------------------------------------------------------
Path 32: MET (9.250 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          9.985              0.000
 
            Setup:-          0.129
    Required Time:=          9.856
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.406
            Slack:=          9.250
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[22]                   -      ram_data[22]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[22]                   -      -             -     (net)           2      -       -        -  
  g2669/Q                        -      A->Q          R     AND2X1          3  0.004   0.139    0.341  
  n_216                          -      -             -     (net)           3      -       -        -  
  g2500/Q                        -      A->Q          F     AN22X1          1  0.176   0.108    0.449  
  n_217                          -      -             -     (net)           1      -       -        -  
  g2333/Q                        -      A->Q          R     NO2X1           1  0.390   0.157    0.606  
  n_244                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/D  -      D             R     DFRQX1          1  0.194   0.000    0.606  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.206    9.985  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/C  -      C      R     DFRQX1        100  0.278   0.032    9.985  
#---------------------------------------------------------------------------------------------
Path 33: MET (9.251 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.544 (P)          0.000 (I)
          Arrival:=          9.986              0.000
 
            Setup:-          0.129
    Required Time:=          9.857
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.406
            Slack:=          9.251
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[24]                   -      ram_data[24]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[24]                   -      -             -     (net)           2      -       -        -  
  g2667/Q                        -      A->Q          R     AND2X1          3  0.005   0.147    0.349  
  n_212                          -      -             -     (net)           3      -       -        -  
  g2502/Q                        -      A->Q          F     AN22X1          1  0.189   0.111    0.460  
  n_213                          -      -             -     (net)           1      -       -        -  
  g2335/Q                        -      A->Q          R     NO2X1           1  0.390   0.146    0.606  
  n_236                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/D  -      D             R     DFRQX1          1  0.181   0.000    0.606  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.207    9.986  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/C  -      C      R     DFRQX1        100  0.278   0.032    9.986  
#---------------------------------------------------------------------------------------------
Path 34: MET (9.259 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          9.985              0.000
 
            Setup:-          0.128
    Required Time:=          9.856
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.398
            Slack:=          9.259
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g2665/Q                        -      A->Q          R     AND2X1          3  0.005   0.155    0.357  
  n_208                          -      -             -     (net)           3      -       -        -  
  g2504/Q                        -      A->Q          F     AN22X1          1  0.202   0.107    0.465  
  n_209                          -      -             -     (net)           1      -       -        -  
  g2337/Q                        -      A->Q          R     NO2X1           1  0.375   0.133    0.598  
  n_241                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.169   0.000    0.598  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.205    9.985  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1        100  0.278   0.031    9.985  
#---------------------------------------------------------------------------------------------
Path 35: MET (9.261 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.545 (P)          0.000 (I)
          Arrival:=          9.987              0.000
 
            Setup:-          0.129
    Required Time:=          9.858
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.398
            Slack:=          9.261
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g2675/Q                        -      A->Q          R     AND2X1          3  0.016   0.150    0.358  
  n_228                          -      -             -     (net)           3      -       -        -  
  g2493/Q                        -      A->Q          F     AN22X1          1  0.193   0.108    0.466  
  n_229                          -      -             -     (net)           1      -       -        -  
  g2327/Q                        -      A->Q          R     NO2X1           1  0.380   0.132    0.598  
  n_249                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.171   0.000    0.598  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.207    9.987  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1         91  0.289   0.054    9.987  
#---------------------------------------------------------------------------------------------
Path 36: MET (9.264 ns) Setup Check with Pin U2_ei_EI_instr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.568 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.130
    Required Time:=          9.880
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.416
            Slack:=          9.264
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[28]              -      ram_data[28]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[28]              -      -             -     (net)           2      -       -        -  
  g2663/Q                   -      A->Q          R     AND2X1          3  0.005   0.149    0.351  
  n_204                     -      -             -     (net)           3      -       -        -  
  g2438/Q                   -      D->Q          F     AN22X1          1  0.191   0.079    0.430  
  n_266                     -      -             -     (net)           1      -       -        -  
  g2270/Q                   -      A->Q          R     NO2X1           1  0.451   0.186    0.616  
  n_297                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[28]/D  -      D             R     DFRQX1          1  0.215   0.000    0.616  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.230   10.010  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[28]/C                             -      C      R     DFRQX1         33  0.299   0.026   10.010  
#-------------------------------------------------------------------------------------------------------------------
Path 37: MET (9.266 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.542 (P)          0.000 (I)
          Arrival:=          9.984              0.000
 
            Setup:-          0.128
    Required Time:=          9.855
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.389
            Slack:=          9.266
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[25]                   -      ram_data[25]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[25]                   -      -             -     (net)           2      -       -        -  
  g2666/Q                        -      A->Q          R     AND2X1          3  0.005   0.146    0.348  
  n_210                          -      -             -     (net)           3      -       -        -  
  g2503/Q                        -      A->Q          F     AN22X1          1  0.187   0.108    0.456  
  n_211                          -      -             -     (net)           1      -       -        -  
  g2336/Q                        -      A->Q          R     NO2X1           1  0.382   0.134    0.589  
  n_242                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/D  -      D             R     DFRQX1          1  0.167   0.000    0.589  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.204    9.984  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/C  -      C      R     DFRQX1        100  0.278   0.030    9.984  
#---------------------------------------------------------------------------------------------
Path 38: MET (9.267 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.545 (P)          0.000 (I)
          Arrival:=          9.987              0.000
 
            Setup:-          0.129
    Required Time:=          9.858
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.391
            Slack:=          9.267
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[20]                   -      ram_data[20]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[20]                   -      -             -     (net)           2      -       -        -  
  g2671/Q                        -      A->Q          R     AND2X1          3  0.006   0.154    0.357  
  n_220                          -      -             -     (net)           3      -       -        -  
  g2498/Q                        -      A->Q          F     AN22X1          1  0.199   0.107    0.463  
  n_221                          -      -             -     (net)           1      -       -        -  
  g2331/Q                        -      A->Q          R     NO2X1           1  0.374   0.128    0.591  
  n_246                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/D  -      D             R     DFRQX1          1  0.167   0.000    0.591  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.207    9.987  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/C  -      C      R     DFRQX1         91  0.289   0.053    9.987  
#---------------------------------------------------------------------------------------------
Path 39: MET (9.268 ns) Setup Check with Pin U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=          9.991              0.000
 
            Setup:-          0.129
    Required Time:=          9.862
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.395
            Slack:=          9.268
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[7]              -      ram_data[7]  R     (arrival)       2  0.003   0.005    0.204  
  ram_data[7]              -      -            -     (net)           2      -       -        -  
  g2978/Q                  -      A->Q         R     AND2X1          3  0.010   0.171    0.375  
  n_182                    -      -            -     (net)           3      -       -        -  
  g2417/Q                  -      D->Q         F     AN22X1          1  0.227   0.074    0.449  
  n_285                    -      -            -     (net)           1      -       -        -  
  g2249/Q                  -      A->Q         R     NO2X1           1  0.432   0.146    0.595  
  n_312                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[7]/D  -      D            R     DFRQX1          1  0.176   0.000    0.595  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.211    9.991  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[7]/C                              -      C      R     DFRQX1         33  0.298   0.008    9.991  
#-------------------------------------------------------------------------------------------------------------------
Path 40: MET (9.274 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.558 (P)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.129
    Required Time:=          9.872
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.398
            Slack:=          9.274
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[1]                   -      ram_data[1]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[1]                   -      -            -     (net)           2      -       -        -  
  g2672/Q                       -      A->Q         R     AND2X1          3  0.016   0.152    0.360  
  n_531                         -      -            -     (net)           3      -       -        -  
  g2497/Q                       -      A->Q         F     AN22X1          1  0.196   0.109    0.469  
  n_532                         -      -            -     (net)           1      -       -        -  
  g2330/Q                       -      A->Q         R     NO2X1           1  0.383   0.128    0.598  
  n_538                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/D  -      D            R     DFRQX1          1  0.169   0.000    0.598  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.168    9.780  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_45/Q   -      A->Q   R     BUX12          91  0.152   0.221   10.000  
  CTS_38                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/C   -      C      R     DFRQX1         91  0.293   0.067   10.000  
#---------------------------------------------------------------------------------------------
Path 41: MET (9.275 ns) Setup Check with Pin U2_ei_EI_instr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.568 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.130
    Required Time:=          9.880
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.406
            Slack:=          9.275
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[29]              -      ram_data[29]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[29]              -      -             -     (net)           2      -       -        -  
  g2662/Q                   -      A->Q          R     AND2X1          3  0.005   0.150    0.352  
  n_202                     -      -             -     (net)           3      -       -        -  
  g2439/Q                   -      D->Q          F     AN22X1          1  0.193   0.079    0.431  
  n_265                     -      -             -     (net)           1      -       -        -  
  g2271/Q                   -      A->Q          R     NO2X1           1  0.448   0.174    0.606  
  n_294                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[29]/D  -      D             R     DFRQX1          1  0.202   0.000    0.606  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.229   10.010  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[29]/C                             -      C      R     DFRQX1         33  0.299   0.026   10.010  
#-------------------------------------------------------------------------------------------------------------------
Path 42: MET (9.275 ns) Setup Check with Pin U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.561 (P)          0.000 (I)
          Arrival:=         10.003              0.000
 
            Setup:-          0.130
    Required Time:=          9.873
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.398
            Slack:=          9.275
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[4]              -      ram_data[4]  R     (arrival)       2  0.003   0.007    0.206  
  ram_data[4]              -      -            -     (net)           2      -       -        -  
  g2657/Q                  -      A->Q         R     AND2X1          3  0.014   0.155    0.362  
  n_523                    -      -            -     (net)           3      -       -        -  
  g2444/Q                  -      D->Q         F     AN22X1          1  0.202   0.072    0.434  
  n_540                    -      -            -     (net)           1      -       -        -  
  g2276/Q                  -      A->Q         R     NO2X1           1  0.431   0.165    0.598  
  n_547                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[4]/D  -      D            R     DFRQX1          1  0.202   0.000    0.598  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.222   10.003  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[4]/C                              -      C      R     DFRQX1         33  0.299   0.019   10.003  
#-------------------------------------------------------------------------------------------------------------------
Path 43: MET (9.276 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.542 (P)          0.000 (I)
          Arrival:=          9.984              0.000
 
            Setup:-          0.128
    Required Time:=          9.856
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.380
            Slack:=          9.276
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[21]                   -      ram_data[21]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[21]                   -      -             -     (net)           2      -       -        -  
  g2670/Q                        -      A->Q          R     AND2X1          3  0.004   0.145    0.346  
  n_218                          -      -             -     (net)           3      -       -        -  
  g2499/Q                        -      A->Q          F     AN22X1          1  0.184   0.105    0.451  
  n_219                          -      -             -     (net)           1      -       -        -  
  g2332/Q                        -      A->Q          R     NO2X1           1  0.376   0.129    0.580  
  n_245                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/D  -      D             R     DFRQX1          1  0.164   0.000    0.580  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.010    9.453  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            4  0.022   0.160    9.612  
  CTS_42                         -      -      -     (net)           4      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.204   0.167    9.779  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L3_44/Q   -      A->Q   R     BUX12         100  0.152   0.205    9.984  
  CTS_37                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/C  -      C      R     DFRQX1        100  0.278   0.030    9.984  
#---------------------------------------------------------------------------------------------
Path 44: MET (9.282 ns) Setup Check with Pin U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.548 (P)          0.000 (I)
          Arrival:=          9.990              0.000
 
            Setup:-          0.130
    Required Time:=          9.861
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.379
            Slack:=          9.282
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[3]              -      ram_data[3]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[3]              -      -            -     (net)           2      -       -        -  
  g2658/Q                  -      A->Q         R     AND2X1          3  0.010   0.167    0.371  
  n_525                    -      -            -     (net)           3      -       -        -  
  g2443/Q                  -      D->Q         F     AN22X1          1  0.221   0.067    0.438  
  n_541                    -      -            -     (net)           1      -       -        -  
  g2275/Q                  -      A->Q         R     NO2X1           1  0.417   0.141    0.579  
  n_548                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[3]/D  -      D            R     DFRQX1          1  0.202   0.000    0.579  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.210    9.990  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[3]/C                              -      C      R     DFRQX1         33  0.298   0.007    9.990  
#-------------------------------------------------------------------------------------------------------------------
Path 45: MET (9.285 ns) Setup Check with Pin U2_ei_EI_instr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=          9.991              0.000
 
            Setup:-          0.129
    Required Time:=          9.862
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.377
            Slack:=          9.285
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[14]              -      ram_data[14]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[14]              -      -             -     (net)           2      -       -        -  
  g2983/Q                   -      A->Q          R     AND2X1          3  0.016   0.155    0.362  
  n_190                     -      -             -     (net)           3      -       -        -  
  g2423/Q                   -      D->Q          F     AN22X1          1  0.200   0.068    0.430  
  n_280                     -      -             -     (net)           1      -       -        -  
  g2255/Q                   -      A->Q          R     NO2X1           1  0.422   0.146    0.577  
  n_307                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[14]/D  -      D             R     DFRQX1          1  0.179   0.000    0.577  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.211    9.991  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[14]/C                             -      C      R     DFRQX1         33  0.298   0.007    9.991  
#-------------------------------------------------------------------------------------------------------------------
Path 46: MET (9.286 ns) Setup Check with Pin U2_ei_EI_instr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=          9.991              0.000
 
            Setup:-          0.129
    Required Time:=          9.862
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.376
            Slack:=          9.286
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[8]              -      ram_data[8]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[8]              -      -            -     (net)           2      -       -        -  
  g2984/Q                  -      A->Q         R     AND2X1          3  0.010   0.162    0.367  
  n_188                    -      -            -     (net)           3      -       -        -  
  g2418/Q                  -      D->Q         F     AN22X1          1  0.213   0.066    0.433  
  n_284                    -      -            -     (net)           1      -       -        -  
  g2250/Q                  -      A->Q         R     NO2X1           1  0.417   0.143    0.576  
  n_311                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[8]/D  -      D            R     DFRQX1          1  0.176   0.000    0.576  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.211    9.991  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[8]/C                              -      C      R     DFRQX1         33  0.298   0.007    9.991  
#-------------------------------------------------------------------------------------------------------------------
Path 47: MET (9.286 ns) Setup Check with Pin U2_ei_EI_instr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=          9.991              0.000
 
            Setup:-          0.129
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.376
            Slack:=          9.286
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[13]              -      ram_data[13]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[13]              -      -             -     (net)           2      -       -        -  
  g2954/Q                   -      A->Q          R     AND2X1          3  0.014   0.163    0.369  
  n_230                     -      -             -     (net)           3      -       -        -  
  g2942/Q                   -      D->Q          F     AN22X1          1  0.214   0.065    0.434  
  n_286                     -      -             -     (net)           1      -       -        -  
  g2935/Q                   -      A->Q          R     NO2X1           1  0.414   0.142    0.576  
  n_313                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[13]/D  -      D             R     DFRQX1          1  0.175   0.000    0.576  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.211    9.991  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[13]/C                             -      C      R     DFRQX1         33  0.298   0.008    9.991  
#-------------------------------------------------------------------------------------------------------------------
Path 48: MET (9.288 ns) Setup Check with Pin U2_ei_EI_instr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.565 (P)          0.000 (I)
          Arrival:=         10.007              0.000
 
            Setup:-          0.130
    Required Time:=          9.877
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.389
            Slack:=          9.288
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[1]              -      ram_data[1]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[1]              -      -            -     (net)           2      -       -        -  
  g2672/Q                  -      A->Q         R     AND2X1          3  0.016   0.152    0.360  
  n_531                    -      -            -     (net)           3      -       -        -  
  g2429/Q                  -      D->Q         F     AN22X1          1  0.196   0.067    0.427  
  n_545                    -      -            -     (net)           1      -       -        -  
  g2261/Q                  -      A->Q         R     NO2X1           1  0.422   0.162    0.589  
  n_550                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[1]/D  -      D            R     DFRQX1          1  0.207   0.000    0.589  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.226   10.007  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[1]/C                              -      C      R     DFRQX1         33  0.299   0.023   10.007  
#-------------------------------------------------------------------------------------------------------------------
Path 49: MET (9.290 ns) Setup Check with Pin U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.548 (P)          0.000 (I)
          Arrival:=          9.990              0.000
 
            Setup:-          0.129
    Required Time:=          9.860
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.370
            Slack:=          9.290
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[17]              -      ram_data[17]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[17]              -      -             -     (net)           2      -       -        -  
  g2675/Q                   -      A->Q          R     AND2X1          3  0.016   0.150    0.358  
  n_228                     -      -             -     (net)           3      -       -        -  
  g2426/Q                   -      D->Q          F     AN22X1          1  0.193   0.072    0.430  
  n_277                     -      -             -     (net)           1      -       -        -  
  g2258/Q                   -      A->Q          R     NO2X1           1  0.432   0.140    0.570  
  n_304                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[17]/D  -      D             R     DFRQX1          1  0.198   0.000    0.570  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.209    9.990  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[17]/C                             -      C      R     DFRQX1         33  0.298   0.006    9.990  
#-------------------------------------------------------------------------------------------------------------------
Path 50: MET (9.292 ns) Setup Check with Pin U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.558              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=          9.991              0.000
 
            Setup:-          0.129
    Required Time:=          9.862
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.371
            Slack:=          9.292
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[20]              -      ram_data[20]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[20]              -      -             -     (net)           2      -       -        -  
  g2671/Q                   -      A->Q          R     AND2X1          3  0.006   0.154    0.357  
  n_220                     -      -             -     (net)           3      -       -        -  
  g2430/Q                   -      D->Q          F     AN22X1          1  0.199   0.064    0.421  
  n_274                     -      -             -     (net)           1      -       -        -  
  g2262/Q                   -      A->Q          R     NO2X1           1  0.413   0.150    0.571  
  n_291                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[20]/D  -      D             R     DFRQX1          1  0.185   0.000    0.571  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.443  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX12          27  0.005   0.093    9.536  
  CTS_36                                               -      -      -     (net)          27      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_67/Q  -      A->Q   R     BUX2            2  0.097   0.114    9.650  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.089   0.131    9.780  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_66/Q  -      A->Q   R     BUX4           33  0.116   0.211    9.991  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[20]/C                             -      C      R     DFRQX1         33  0.298   0.008    9.991  
#-------------------------------------------------------------------------------------------------------------------

