Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:49:06 2020
Info: Command: quartus_sh -t /usr/lib/legup-7.5/legup/examples/setup_proj.tcl Arria10 Arria10-PAC RoutQs top 0
Info: Quartus(args): Arria10 Arria10-PAC RoutQs top 0
Using /usr/lib/legup-7.5/legup/boards/Arria10/Arria10-PAC/Arria10-PAC.qsf
Info (23030): Evaluation of Tcl script /usr/lib/legup-7.5/legup/examples/setup_proj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Fri May  8 23:49:06 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:49:07 2020
Info: Command: quartus_sh --64bit --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:49:08 2020
Info: Command: quartus_ipgenerate top -c top --run_default_mode_op
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1232 megabytes
    Info: Processing ended: Fri May  8 23:49:08 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Spectra-Q Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:49:10 2020
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off top -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Spectra-Q Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info: Elaborating from top-level entity "top"
Warning (13469): Verilog HDL assignment warning at RoutQs.v(2465): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 2465
Warning (13469): Verilog HDL assignment warning at RoutQs.v(2537): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 2537
Warning (13469): Verilog HDL assignment warning at RoutQs.v(2609): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 2609
Warning (13469): Verilog HDL assignment warning at RoutQs.v(2672): truncated value with size 5 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 2672
Warning (13469): Verilog HDL assignment warning at RoutQs.v(2693): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 2693
Warning (13469): Verilog HDL assignment warning at RoutQs.v(2940): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 2940
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3483): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3483
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3485): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3485
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3488): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3488
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3491): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3491
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3493): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3493
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3495): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3495
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3498): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3498
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3501): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3501
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3504): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3504
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3526): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3526
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3528): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3528
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3531): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3531
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3547): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3547
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3549): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3549
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3552): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3552
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3555): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3555
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3558): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3558
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3580): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3580
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3582): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3582
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3585): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3585
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3588): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3588
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3591): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3591
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3613): truncated value with size 32 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3613
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3615): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3615
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3618): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3618
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3621): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3621
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3624): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3624
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3627): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3627
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3630): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3630
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3633): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3633
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3636): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3636
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3639): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3639
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3642): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3642
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3645): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3645
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3648): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3648
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3651): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3651
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3733): truncated value with size 32 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3733
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3735): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3735
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3738): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3738
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3741): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3741
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3744): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3744
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3747): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3747
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3750): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3750
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3753): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3753
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3756): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3756
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3759): truncated value with size 30 to match size of target (13) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3759
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3823): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3823
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3825): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3825
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3828): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3828
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3831): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3831
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3853): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3853
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3855): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3855
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3858): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3858
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3861): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3861
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3883): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3883
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3885): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3885
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3888): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3888
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3891): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3891
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3894): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3894
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3897): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3897
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3900): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3900
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3903): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3903
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3906): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3906
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3909): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3909
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3912): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3912
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3915): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3915
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3918): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3918
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3921): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3921
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3924): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3924
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3927): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3927
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3930): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3930
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3933): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3933
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3936): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3936
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3939): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3939
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3942): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3942
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3945): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3945
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3948): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3948
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3951): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3951
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3954): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3954
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3957): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3957
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3960): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3960
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3963): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3963
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3966): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3966
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3969): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3969
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3972): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3972
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3975): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3975
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3978): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3978
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3981): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3981
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3984): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3984
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3987): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3987
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3990): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3990
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3993): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3993
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3996): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3996
Warning (13469): Verilog HDL assignment warning at RoutQs.v(3999): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 3999
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4002): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4002
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4005): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4005
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4008): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4008
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4011): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4011
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4279): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4279
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4281): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4281
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4284): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4284
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4287): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4287
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4290): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4290
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4293): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4293
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4296): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4296
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4299): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4299
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4302): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4302
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4305): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4305
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4308): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4308
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4311): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4311
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4314): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4314
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4317): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4317
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4320): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4320
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4323): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4323
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4326): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4326
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4329): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4329
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4332): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4332
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4335): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4335
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4338): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4338
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4341): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4341
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4344): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4344
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4347): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4347
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4350): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4350
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4353): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4353
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4356): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4356
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4359): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4359
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4362): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4362
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4365): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4365
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4368): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4368
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4371): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4371
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4374): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4374
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4377): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4377
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4380): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4380
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4383): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4383
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4386): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4386
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4389): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4389
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4392): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4392
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4395): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4395
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4398): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4398
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4401): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4401
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4404): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4404
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4407): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4407
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4669): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4669
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4671): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4671
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4674): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4674
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4677): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4677
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4680): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4680
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4683): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4683
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4686): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4686
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4689): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4689
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4692): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4692
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4695): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4695
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4698): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4698
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4701): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4701
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4704): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4704
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4707): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4707
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4710): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4710
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4713): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4713
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4716): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4716
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4719): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4719
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4722): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4722
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4725): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4725
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4728): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4728
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4731): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4731
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4734): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4734
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4737): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4737
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4740): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4740
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4743): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4743
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4746): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4746
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4749): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4749
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4752): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4752
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4755): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4755
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4758): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4758
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4761): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4761
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4764): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4764
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4767): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4767
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4770): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4770
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4773): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4773
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4776): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4776
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4779): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4779
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4782): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4782
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4785): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4785
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4788): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4788
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4791): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4791
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4794): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4794
Warning (13469): Verilog HDL assignment warning at RoutQs.v(4797): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 4797
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5065): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5065
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5067): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5067
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5070): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5070
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5073): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5073
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5076): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5076
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5079): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5079
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5082): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5082
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5085): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5085
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5088): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5088
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5091): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5091
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5094): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5094
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5097): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5097
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5100): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5100
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5103): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5103
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5106): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5106
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5109): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5109
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5112): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5112
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5115): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5115
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5118): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5118
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5121): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5121
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5124): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5124
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5127): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5127
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5130): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5130
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5133): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5133
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5136): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5136
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5139): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5139
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5142): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5142
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5145): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5145
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5148): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5148
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5151): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5151
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5154): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5154
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5157): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5157
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5160): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5160
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5163): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5163
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5166): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5166
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5169): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5169
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5172): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5172
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5175): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5175
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5178): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5178
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5181): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5181
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5184): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5184
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5187): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5187
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5190): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5190
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5193): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5193
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5455): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5455
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5457): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5457
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5460): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5460
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5476): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5476
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5478): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5478
Warning (13469): Verilog HDL assignment warning at RoutQs.v(5481): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5481
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_72j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_jbj2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_5pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_f2j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_f2j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 33
Info: Found 12 design entities
Info: There are 33 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla171427|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 722
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla172428|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/tmp-clearbox/top/91139/altsyncram_9pl1.tdf Line: 722
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "|"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "main_inst|main_grid|ram" is uninferred due to inappropriate RAM size File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 5739
Info (286030): Timing-Driven Synthesis is running
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (81) in the Memory Initialization File "/home/dalila/SDAccel/routing/LegUp/RoutQs/mem_init/main_grid.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "main_inst|mult_0" File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 2643
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutQs/RoutQs.v Line: 27
Info (17049): 264 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2874 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 2567 logic cells
    Info (21064): Implemented 270 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Spectra-Q Synthesis was successful. 0 errors, 339 warnings
    Info: Peak virtual memory: 1824 megabytes
    Info: Processing ended: Fri May  8 23:49:29 2020
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:48
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:49:30 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "|".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10AX115N2F40E2LG for design "top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:23
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time.
Critical Warning (18655): There are 48 unused TX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of such channels over time.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~CLKENA0 (1399 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3D_G_I17
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'RoutQs.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 78 registers into blocks of type Block RAM
Warning (16067): 1 out of 1 DSP blocks in the design are not fully utilizing internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should fully pack the DSP block register banks.
    Warning (16068): 1 DSP blocks have no packed register banks. Altera recommends fully packing the DSP block register banks for high performance designs.
    Warning (16069): 0 DSP blocks are partially packed. Altera recommends fully packing the DSP block register banks for high performance designs.
    Info (16071): 0 DSP blocks are fully packed.
Warning (16228): One or more registers failed to be packed into a DSP bank due to VCC inputs
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:06
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:01
Info (18252): The Fitter is using Spectra-Q Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during Global Placement is 4.24 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:44
Info (11888): Total time spent on timing analysis during Global Placement is 2.13 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Placement is 3.72 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X94_Y106 to location X105_Y117
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Routing is 1.62 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:47
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Post-Routing is 0.08 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:15
Info (144001): Generated suppressed messages file /home/dalila/SDAccel/routing/LegUp/RoutQs/synthesis/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 8584 megabytes
    Info: Processing ended: Fri May  8 23:53:49 2020
    Info: Elapsed time: 00:04:19
    Info: Total CPU time (on all processors): 00:12:23
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:53:52 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (332104): Reading SDC File: 'RoutQs.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.079              -0.307 clk 
Info (332146): Worst-case hold slack is 0.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.054               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.072               0.000 clk 
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.333              -3.951 clk 
Info (332146): Worst-case hold slack is 0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.048               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.089               0.000 clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 1.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.612               0.000 clk 
Info (332146): Worst-case hold slack is 0.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.018               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.163               0.000 clk 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 2.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.161               0.000 clk 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.187               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4468 megabytes
    Info: Processing ended: Fri May  8 23:54:17 2020
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:34
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 350 warnings
Info (23030): Evaluation of Tcl script /opt/altera_pro/16.0.0/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 1082 megabytes
    Info: Processing ended: Fri May  8 23:54:18 2020
    Info: Elapsed time: 00:05:11
    Info: Total CPU time (on all processors): 00:13:50
