DECL|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_M|macro|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_M
DECL|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_S|macro|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_S
DECL|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_M|macro|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_M
DECL|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_S|macro|HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_S
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override_ctrl|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override_ctrl
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_M|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_M
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_S|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_S
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override_ctrl|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override_ctrl
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_M|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_M
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_S|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_S
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_M|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_M
DECL|HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_S|macro|HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_S
DECL|HIB3P3_HIB_1P8V_DET_EN_mem_hib_1p8v_det_en|macro|HIB3P3_HIB_1P8V_DET_EN_mem_hib_1p8v_det_en
DECL|HIB3P3_HIB_1P8V_DET_EN_reserved_M|macro|HIB3P3_HIB_1P8V_DET_EN_reserved_M
DECL|HIB3P3_HIB_1P8V_DET_EN_reserved_S|macro|HIB3P3_HIB_1P8V_DET_EN_reserved_S
DECL|HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_M|macro|HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_M
DECL|HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_S|macro|HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_S
DECL|HIB3P3_HIB_COMP_TRIM_reserved_M|macro|HIB3P3_HIB_COMP_TRIM_reserved_M
DECL|HIB3P3_HIB_COMP_TRIM_reserved_S|macro|HIB3P3_HIB_COMP_TRIM_reserved_S
DECL|HIB3P3_HIB_EN_TS_mem_hd_en_ts|macro|HIB3P3_HIB_EN_TS_mem_hd_en_ts
DECL|HIB3P3_HIB_EN_TS_reserved_M|macro|HIB3P3_HIB_EN_TS_reserved_M
DECL|HIB3P3_HIB_EN_TS_reserved_S|macro|HIB3P3_HIB_EN_TS_reserved_S
DECL|HIB3P3_HIB_NHIB_ENABLE_mem_hib_nhib_enable|macro|HIB3P3_HIB_NHIB_ENABLE_mem_hib_nhib_enable
DECL|HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_M|macro|HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_M
DECL|HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_S|macro|HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_S
DECL|HIB3P3_HIB_TMUX_CTRL_reserved_M|macro|HIB3P3_HIB_TMUX_CTRL_reserved_M
DECL|HIB3P3_HIB_TMUX_CTRL_reserved_S|macro|HIB3P3_HIB_TMUX_CTRL_reserved_S
DECL|HIB3P3_HIB_UART_RTS_SW_ENABLE_mem_hib_uart_rts_sw_enable|macro|HIB3P3_HIB_UART_RTS_SW_ENABLE_mem_hib_uart_rts_sw_enable
DECL|HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_del_en|macro|HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_del_en
DECL|HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_en|macro|HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_en
DECL|HIB3P3_HIB_VBAT_MON_EN_reserved_M|macro|HIB3P3_HIB_VBAT_MON_EN_reserved_M
DECL|HIB3P3_HIB_VBAT_MON_EN_reserved_S|macro|HIB3P3_HIB_VBAT_MON_EN_reserved_S
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbat_ok_4bg|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbat_ok_4bg
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp_ref|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp_ref
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_M|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_M
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_S|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_S
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_en_seq|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_en_seq
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_M|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_M
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_S|macro|HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_S
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_reserved_M|macro|HIB3P3_MEM_BGAP_PARAMETERS0_reserved_M
DECL|HIB3P3_MEM_BGAP_PARAMETERS0_reserved_S|macro|HIB3P3_MEM_BGAP_PARAMETERS0_reserved_S
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_M|macro|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_M
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_S|macro|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_S
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_act_iref|macro|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_act_iref
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_cap_sw|macro|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_cap_sw
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_v2i|macro|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_v2i
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en|macro|HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_reserved_M|macro|HIB3P3_MEM_BGAP_PARAMETERS1_reserved_M
DECL|HIB3P3_MEM_BGAP_PARAMETERS1_reserved_S|macro|HIB3P3_MEM_BGAP_PARAMETERS1_reserved_S
DECL|HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_M|macro|HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_M
DECL|HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_S|macro|HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_S
DECL|HIB3P3_MEM_GPIO_WAKE_CONF_reserved_M|macro|HIB3P3_MEM_GPIO_WAKE_CONF_reserved_M
DECL|HIB3P3_MEM_GPIO_WAKE_CONF_reserved_S|macro|HIB3P3_MEM_GPIO_WAKE_CONF_reserved_S
DECL|HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_M|macro|HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_M
DECL|HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_S|macro|HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_S
DECL|HIB3P3_MEM_GPIO_WAKE_EN_reserved_M|macro|HIB3P3_MEM_GPIO_WAKE_EN_reserved_M
DECL|HIB3P3_MEM_GPIO_WAKE_EN_reserved_S|macro|HIB3P3_MEM_GPIO_WAKE_EN_reserved_S
DECL|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED0|macro|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED0
DECL|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED1|macro|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED1
DECL|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED2|macro|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED2
DECL|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED3|macro|HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED3
DECL|HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_M|macro|HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_M
DECL|HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_S|macro|HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_S
DECL|HIB3P3_MEM_HIB_CONFIG_mem_hib_xtal_enable|macro|HIB3P3_MEM_HIB_CONFIG_mem_hib_xtal_enable
DECL|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_ext_clk_det_out_status|macro|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_ext_clk_det_out_status
DECL|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_ana_status|macro|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_ana_status
DECL|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_flash_status|macro|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_flash_status
DECL|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_xtal_det_out_status|macro|HIB3P3_MEM_HIB_DETECTION_STATUS_hib_xtal_det_out_status
DECL|HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_M|macro|HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_M
DECL|HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_S|macro|HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_S
DECL|HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_M|macro|HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_M
DECL|HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_S|macro|HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_S
DECL|HIB3P3_MEM_HIB_MISC_CONFIG_mem_en_pll_untrim_current|macro|HIB3P3_MEM_HIB_MISC_CONFIG_mem_en_pll_untrim_current
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_NU1|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_NU1
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp_ref|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp_ref
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_tmux|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_tmux
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_flash_det_en|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_flash_det_en
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_M|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_M
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_S|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_S
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_M|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_M
DECL|HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_S|macro|HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_S
DECL|HIB3P3_MEM_HIB_REG0_mem_hib_reg0_M|macro|HIB3P3_MEM_HIB_REG0_mem_hib_reg0_M
DECL|HIB3P3_MEM_HIB_REG0_mem_hib_reg0_S|macro|HIB3P3_MEM_HIB_REG0_mem_hib_reg0_S
DECL|HIB3P3_MEM_HIB_REG1_mem_hib_reg1_M|macro|HIB3P3_MEM_HIB_REG1_mem_hib_reg1_M
DECL|HIB3P3_MEM_HIB_REG1_mem_hib_reg1_S|macro|HIB3P3_MEM_HIB_REG1_mem_hib_reg1_S
DECL|HIB3P3_MEM_HIB_REG2_mem_hib_reg2_M|macro|HIB3P3_MEM_HIB_REG2_mem_hib_reg2_M
DECL|HIB3P3_MEM_HIB_REG2_mem_hib_reg2_S|macro|HIB3P3_MEM_HIB_REG2_mem_hib_reg2_S
DECL|HIB3P3_MEM_HIB_REG3_mem_hib_reg3_M|macro|HIB3P3_MEM_HIB_REG3_mem_hib_reg3_M
DECL|HIB3P3_MEM_HIB_REG3_mem_hib_reg3_S|macro|HIB3P3_MEM_HIB_REG3_mem_hib_reg3_S
DECL|HIB3P3_MEM_HIB_REQ_NU1_M|macro|HIB3P3_MEM_HIB_REQ_NU1_M
DECL|HIB3P3_MEM_HIB_REQ_NU1_S|macro|HIB3P3_MEM_HIB_REQ_NU1_S
DECL|HIB3P3_MEM_HIB_REQ_mem_hib_clk_disable|macro|HIB3P3_MEM_HIB_REQ_mem_hib_clk_disable
DECL|HIB3P3_MEM_HIB_REQ_mem_hib_req|macro|HIB3P3_MEM_HIB_REQ_mem_hib_req
DECL|HIB3P3_MEM_HIB_REQ_reserved_M|macro|HIB3P3_MEM_HIB_REQ_reserved_M
DECL|HIB3P3_MEM_HIB_REQ_reserved_S|macro|HIB3P3_MEM_HIB_REQ_reserved_S
DECL|HIB3P3_MEM_HIB_RTC_IRQ_ENABLE_HIB_RTC_IRQ_ENABLE|macro|HIB3P3_MEM_HIB_RTC_IRQ_ENABLE_HIB_RTC_IRQ_ENABLE
DECL|HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_M|macro|HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_M
DECL|HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_S|macro|HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_S
DECL|HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_M|macro|HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_M
DECL|HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_S|macro|HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_S
DECL|HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_mem_hib_rtc_timer_enable|macro|HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_mem_hib_rtc_timer_enable
DECL|HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_M|macro|HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_M
DECL|HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_S|macro|HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_S
DECL|HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_M|macro|HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_M
DECL|HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_S|macro|HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_S
DECL|HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_M|macro|HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_M
DECL|HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_S|macro|HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_S
DECL|HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_M|macro|HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_M
DECL|HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_S|macro|HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_S
DECL|HIB3P3_MEM_HIB_RTC_TIMER_READ_mem_hib_rtc_timer_read|macro|HIB3P3_MEM_HIB_RTC_TIMER_READ_mem_hib_rtc_timer_read
DECL|HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_M|macro|HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_M
DECL|HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_S|macro|HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_S
DECL|HIB3P3_MEM_HIB_RTC_TIMER_RESET_mem_hib_rtc_timer_reset|macro|HIB3P3_MEM_HIB_RTC_TIMER_RESET_mem_hib_rtc_timer_reset
DECL|HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_M|macro|HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_M
DECL|HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_S|macro|HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_S
DECL|HIB3P3_MEM_HIB_RTC_WAKE_EN_mem_hib_rtc_wake_en|macro|HIB3P3_MEM_HIB_RTC_WAKE_EN_mem_hib_rtc_wake_en
DECL|HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_M|macro|HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_M
DECL|HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_S|macro|HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_S
DECL|HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_M|macro|HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_M
DECL|HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_S|macro|HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_S
DECL|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_M|macro|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_M
DECL|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_S|macro|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_S
DECL|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_M|macro|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_M
DECL|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_S|macro|HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_NU1|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_NU1
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_act_iref_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_act_iref_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bg_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bg_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_cap_sw_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_cap_sw_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_crude_ref_comp|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_crude_ref_comp
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_por_comp_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_por_comp_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_v2i_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_v2i_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_comp_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_comp_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_ref_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_ref_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_por_comp_ref_override_ctrl|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_por_comp_ref_override_ctrl
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_S
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_M|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_M
DECL|HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_S|macro|HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_S
DECL|HIB3P3_MEM_HIB_UART_CONF_mem_hib_uart_wake_en|macro|HIB3P3_MEM_HIB_UART_CONF_mem_hib_uart_wake_en
DECL|HIB3P3_MEM_HIB_UART_CONF_reserved_M|macro|HIB3P3_MEM_HIB_UART_CONF_reserved_M
DECL|HIB3P3_MEM_HIB_UART_CONF_reserved_S|macro|HIB3P3_MEM_HIB_UART_CONF_reserved_S
DECL|HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_M|macro|HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_M
DECL|HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_S|macro|HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_S
DECL|HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_status|macro|HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_status
DECL|HIB3P3_MEM_INT_OSC_CONF_NU1|macro|HIB3P3_MEM_INT_OSC_CONF_NU1
DECL|HIB3P3_MEM_INT_OSC_CONF_cm_clk_good_32k_int|macro|HIB3P3_MEM_INT_OSC_CONF_cm_clk_good_32k_int
DECL|HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k_override_ctrl|macro|HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k_override_ctrl
DECL|HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k|macro|HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k
DECL|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_M|macro|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_M
DECL|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_S|macro|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_S
DECL|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_M|macro|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_M
DECL|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_S|macro|HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_S
DECL|HIB3P3_MEM_INT_OSC_CONF_reserved_M|macro|HIB3P3_MEM_INT_OSC_CONF_reserved_M
DECL|HIB3P3_MEM_INT_OSC_CONF_reserved_S|macro|HIB3P3_MEM_INT_OSC_CONF_reserved_S
DECL|HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_OEN33_CONF|macro|HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_OEN33_CONF
DECL|HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_RET33_CONF|macro|HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_RET33_CONF
DECL|HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_OEN33_CONF|macro|HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_OEN33_CONF
DECL|HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_RET33_CONF|macro|HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_RET33_CONF
DECL|HIB3P3_MEM_JTAG_CONF_mem_jtag0_oen_ret33_override_ctrl|macro|HIB3P3_MEM_JTAG_CONF_mem_jtag0_oen_ret33_override_ctrl
DECL|HIB3P3_MEM_JTAG_CONF_mem_jtag1_oen_ret33_override_ctrl|macro|HIB3P3_MEM_JTAG_CONF_mem_jtag1_oen_ret33_override_ctrl
DECL|HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_OEN33_CONF|macro|HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_OEN33_CONF
DECL|HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_RET33_CONF|macro|HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_RET33_CONF
DECL|HIB3P3_MEM_PAD_OEN_RET33_CONF_mem_pad_oen_ret33_override_ctrl|macro|HIB3P3_MEM_PAD_OEN_RET33_CONF_mem_pad_oen_ret33_override_ctrl
DECL|HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_OEN33_CONF|macro|HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_OEN33_CONF
DECL|HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_RET33_CONF|macro|HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_RET33_CONF
DECL|HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_mem_uart_nrts_oen_ret33_override_ctrl|macro|HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_mem_uart_nrts_oen_ret33_override_ctrl
DECL|HIB3P3_MEM_XTAL_OSC_CONF_cm_clk_good_xtal|macro|HIB3P3_MEM_XTAL_OSC_CONF_cm_clk_good_xtal
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_fref_32k_slicer|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_fref_32k_slicer
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_M|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_M
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_S|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_S
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k_override_ctrl|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k_override_ctrl
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k_override_ctrl|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k_override_ctrl
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_M|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_M
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_S|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_S
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_M|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_M
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_S|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_S
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_M|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_M
DECL|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_S|macro|HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_S
DECL|HIB3P3_MEM_XTAL_OSC_CONF_reserved_M|macro|HIB3P3_MEM_XTAL_OSC_CONF_reserved_M
DECL|HIB3P3_MEM_XTAL_OSC_CONF_reserved_S|macro|HIB3P3_MEM_XTAL_OSC_CONF_reserved_S
DECL|HIB3P3_O_HIBANA_SPARE_LOWV|macro|HIB3P3_O_HIBANA_SPARE_LOWV
DECL|HIB3P3_O_HIB_1P2_1P8_LDO_TRIM|macro|HIB3P3_O_HIB_1P2_1P8_LDO_TRIM
DECL|HIB3P3_O_HIB_1P8V_DET_EN|macro|HIB3P3_O_HIB_1P8V_DET_EN
DECL|HIB3P3_O_HIB_COMP_TRIM|macro|HIB3P3_O_HIB_COMP_TRIM
DECL|HIB3P3_O_HIB_EN_TS|macro|HIB3P3_O_HIB_EN_TS
DECL|HIB3P3_O_HIB_NHIB_ENABLE|macro|HIB3P3_O_HIB_NHIB_ENABLE
DECL|HIB3P3_O_HIB_TMUX_CTRL|macro|HIB3P3_O_HIB_TMUX_CTRL
DECL|HIB3P3_O_HIB_UART_RTS_SW_ENABLE|macro|HIB3P3_O_HIB_UART_RTS_SW_ENABLE
DECL|HIB3P3_O_HIB_VBAT_MON_EN|macro|HIB3P3_O_HIB_VBAT_MON_EN
DECL|HIB3P3_O_MEM_BGAP_PARAMETERS0|macro|HIB3P3_O_MEM_BGAP_PARAMETERS0
DECL|HIB3P3_O_MEM_BGAP_PARAMETERS1|macro|HIB3P3_O_MEM_BGAP_PARAMETERS1
DECL|HIB3P3_O_MEM_GPIO_WAKE_CONF|macro|HIB3P3_O_MEM_GPIO_WAKE_CONF
DECL|HIB3P3_O_MEM_GPIO_WAKE_EN|macro|HIB3P3_O_MEM_GPIO_WAKE_EN
DECL|HIB3P3_O_MEM_HIB_CONFIG|macro|HIB3P3_O_MEM_HIB_CONFIG
DECL|HIB3P3_O_MEM_HIB_DETECTION_STATUS|macro|HIB3P3_O_MEM_HIB_DETECTION_STATUS
DECL|HIB3P3_O_MEM_HIB_LPDS_GPIO_SEL|macro|HIB3P3_O_MEM_HIB_LPDS_GPIO_SEL
DECL|HIB3P3_O_MEM_HIB_MISC_CONFIG|macro|HIB3P3_O_MEM_HIB_MISC_CONFIG
DECL|HIB3P3_O_MEM_HIB_MISC_CONTROLS|macro|HIB3P3_O_MEM_HIB_MISC_CONTROLS
DECL|HIB3P3_O_MEM_HIB_REG0|macro|HIB3P3_O_MEM_HIB_REG0
DECL|HIB3P3_O_MEM_HIB_REG1|macro|HIB3P3_O_MEM_HIB_REG1
DECL|HIB3P3_O_MEM_HIB_REG2|macro|HIB3P3_O_MEM_HIB_REG2
DECL|HIB3P3_O_MEM_HIB_REG3|macro|HIB3P3_O_MEM_HIB_REG3
DECL|HIB3P3_O_MEM_HIB_REQ|macro|HIB3P3_O_MEM_HIB_REQ
DECL|HIB3P3_O_MEM_HIB_RTC_IRQ_ENABLE|macro|HIB3P3_O_MEM_HIB_RTC_IRQ_ENABLE
DECL|HIB3P3_O_MEM_HIB_RTC_IRQ_LSW_CONF|macro|HIB3P3_O_MEM_HIB_RTC_IRQ_LSW_CONF
DECL|HIB3P3_O_MEM_HIB_RTC_IRQ_MSW_CONF|macro|HIB3P3_O_MEM_HIB_RTC_IRQ_MSW_CONF
DECL|HIB3P3_O_MEM_HIB_RTC_TIMER_ENABLE|macro|HIB3P3_O_MEM_HIB_RTC_TIMER_ENABLE
DECL|HIB3P3_O_MEM_HIB_RTC_TIMER_LSW|macro|HIB3P3_O_MEM_HIB_RTC_TIMER_LSW
DECL|HIB3P3_O_MEM_HIB_RTC_TIMER_MSW|macro|HIB3P3_O_MEM_HIB_RTC_TIMER_MSW
DECL|HIB3P3_O_MEM_HIB_RTC_TIMER_READ|macro|HIB3P3_O_MEM_HIB_RTC_TIMER_READ
DECL|HIB3P3_O_MEM_HIB_RTC_TIMER_RESET|macro|HIB3P3_O_MEM_HIB_RTC_TIMER_RESET
DECL|HIB3P3_O_MEM_HIB_RTC_WAKE_EN|macro|HIB3P3_O_MEM_HIB_RTC_WAKE_EN
DECL|HIB3P3_O_MEM_HIB_RTC_WAKE_LSW_CONF|macro|HIB3P3_O_MEM_HIB_RTC_WAKE_LSW_CONF
DECL|HIB3P3_O_MEM_HIB_RTC_WAKE_MSW_CONF|macro|HIB3P3_O_MEM_HIB_RTC_WAKE_MSW_CONF
DECL|HIB3P3_O_MEM_HIB_SEQUENCER_CFG0|macro|HIB3P3_O_MEM_HIB_SEQUENCER_CFG0
DECL|HIB3P3_O_MEM_HIB_SEQUENCER_CFG1|macro|HIB3P3_O_MEM_HIB_SEQUENCER_CFG1
DECL|HIB3P3_O_MEM_HIB_SEQUENCER_CFG2|macro|HIB3P3_O_MEM_HIB_SEQUENCER_CFG2
DECL|HIB3P3_O_MEM_HIB_UART_CONF|macro|HIB3P3_O_MEM_HIB_UART_CONF
DECL|HIB3P3_O_MEM_HIB_WAKE_STATUS|macro|HIB3P3_O_MEM_HIB_WAKE_STATUS
DECL|HIB3P3_O_MEM_INT_OSC_CONF|macro|HIB3P3_O_MEM_INT_OSC_CONF
DECL|HIB3P3_O_MEM_JTAG_CONF|macro|HIB3P3_O_MEM_JTAG_CONF
DECL|HIB3P3_O_MEM_PAD_OEN_RET33_CONF|macro|HIB3P3_O_MEM_PAD_OEN_RET33_CONF
DECL|HIB3P3_O_MEM_UART_RTS_OEN_RET33_CONF|macro|HIB3P3_O_MEM_UART_RTS_OEN_RET33_CONF
DECL|HIB3P3_O_MEM_XTAL_OSC_CONF|macro|HIB3P3_O_MEM_XTAL_OSC_CONF
DECL|__HW_HIB3P3_H__|macro|__HW_HIB3P3_H__
