{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491579702516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491579702517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  7 12:41:42 2017 " "Processing started: Fri Apr  7 12:41:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491579702517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579702517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_VHDL -c MIPS_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_VHDL -c MIPS_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579702518 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491579702912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_mux2RegDst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_mux2RegDst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_mux2RegDst-behavior " "Found design unit 1: comp_mux2RegDst-behavior" {  } { { "comp_mux2RegDst.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux2RegDst.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725028 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_mux2RegDst " "Found entity 1: comp_mux2RegDst" {  } { { "comp_mux2RegDst.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux2RegDst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_mux2OrigPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_mux2OrigPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_mux2OrigPC-behavior " "Found design unit 1: comp_mux2OrigPC-behavior" {  } { { "comp_mux2OrigPC.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux2OrigPC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725029 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_mux2OrigPC " "Found entity 1: comp_mux2OrigPC" {  } { { "comp_mux2OrigPC.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux2OrigPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_mux2MemparaReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_mux2MemparaReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_mux2MemparaReg-behavior " "Found design unit 1: comp_mux2MemparaReg-behavior" {  } { { "comp_mux2MemparaReg.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux2MemparaReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725029 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_mux2MemparaReg " "Found entity 1: comp_mux2MemparaReg" {  } { { "comp_mux2MemparaReg.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux2MemparaReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_controle-behavior " "Found design unit 1: comp_controle-behavior" {  } { { "comp_controle.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_controle.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725030 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_controle " "Found entity 1: comp_controle" {  } { { "comp_controle.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_mem_instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_mem_instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_mem_instrucoes-behavior " "Found design unit 1: comp_mem_instrucoes-behavior" {  } { { "comp_mem_instrucoes.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mem_instrucoes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725031 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_mem_instrucoes " "Found entity 1: comp_mem_instrucoes" {  } { { "comp_mem_instrucoes.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mem_instrucoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_regP1_IF_ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_regP1_IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_regP1_IF_ID-arc " "Found design unit 1: comp_regP1_IF_ID-arc" {  } { { "comp_regP1_IF_ID.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP1_IF_ID.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725031 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_regP1_IF_ID " "Found entity 1: comp_regP1_IF_ID" {  } { { "comp_regP1_IF_ID.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP1_IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_desloc2esq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_desloc2esq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_desloc2esc-behavior " "Found design unit 1: comp_desloc2esc-behavior" {  } { { "comp_desloc2esq.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_desloc2esq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725032 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_desloc2esc " "Found entity 1: comp_desloc2esc" {  } { { "comp_desloc2esq.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_desloc2esq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_registradores-behavior " "Found design unit 1: comp_registradores-behavior" {  } { { "comp_registradores.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725033 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_registradores " "Found entity 1: comp_registradores" {  } { { "comp_registradores.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_registradores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_PC-arc " "Found design unit 1: comp_PC-arc" {  } { { "comp_PC.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725033 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_PC " "Found entity 1: comp_PC" {  } { { "comp_PC.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_regP4_MEM_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_regP4_MEM_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_regP4_MEM_WB-arc " "Found design unit 1: comp_regP4_MEM_WB-arc" {  } { { "comp_regP4_MEM_WB.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP4_MEM_WB.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725034 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_regP4_MEM_WB " "Found entity 1: comp_regP4_MEM_WB" {  } { { "comp_regP4_MEM_WB.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP4_MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_regP3_EX_MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_regP3_EX_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_regP3_EX_MEM-arc " "Found design unit 1: comp_regP3_EX_MEM-arc" {  } { { "comp_regP3_EX_MEM.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP3_EX_MEM.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725034 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_regP3_EX_MEM " "Found entity 1: comp_regP3_EX_MEM" {  } { { "comp_regP3_EX_MEM.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP3_EX_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_regP2_ID_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_regP2_ID_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_regP2_ID_EX-arc " "Found design unit 1: comp_regP2_ID_EX-arc" {  } { { "comp_regP2_ID_EX.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP2_ID_EX.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725035 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_regP2_ID_EX " "Found entity 1: comp_regP2_ID_EX" {  } { { "comp_regP2_ID_EX.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_regP2_ID_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_mux4-behavior " "Found design unit 1: comp_mux4-behavior" {  } { { "comp_mux4.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725036 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_mux4 " "Found entity 1: comp_mux4" {  } { { "comp_mux4.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_somador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_somador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_somador32-arc " "Found design unit 1: comp_somador32-arc" {  } { { "comp_somador32.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_somador32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725036 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_somador32 " "Found entity 1: comp_somador32" {  } { { "comp_somador32.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_somador32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_somadorPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_somadorPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_somadorPC-arc " "Found design unit 1: comp_somadorPC-arc" {  } { { "comp_somadorPC.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_somadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725037 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_somadorPC " "Found entity 1: comp_somadorPC" {  } { { "comp_somadorPC.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/comp_somadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_VHDL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS_VHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_vhdl-behavior " "Found design unit 1: mips_vhdl-behavior" {  } { { "MIPS_VHDL.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725037 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_vhdl " "Found entity 1: mips_vhdl" {  } { { "MIPS_VHDL.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491579725037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579725037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_vhdl " "Elaborating entity \"mips_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491579725140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_desloc2esc comp_desloc2esc:PM1 " "Elaborating entity \"comp_desloc2esc\" for hierarchy \"comp_desloc2esc:PM1\"" {  } { { "MIPS_VHDL.vhd" "PM1" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491579725143 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] GND " "Pin \"saida\[0\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491579726006 "|mips_vhdl|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[1\] GND " "Pin \"saida\[1\]\" is stuck at GND" {  } { { "MIPS_VHDL.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491579726006 "|mips_vhdl|saida[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491579726006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491579726156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491579726156 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[19\] " "No output dependent on input pin \"entrada\[19\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491579726497 "|mips_vhdl|entrada[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[30\] " "No output dependent on input pin \"entrada\[30\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491579726497 "|mips_vhdl|entrada[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[31\] " "No output dependent on input pin \"entrada\[31\]\"" {  } { { "MIPS_VHDL.vhd" "" { Text "/home/breno/gitH/MIPS_VHDL/MIPS_VHDL.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491579726497 "|mips_vhdl|entrada[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1491579726497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491579726498 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491579726498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491579726498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491579726505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  7 12:42:06 2017 " "Processing ended: Fri Apr  7 12:42:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491579726505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491579726505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491579726505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491579726505 ""}
