
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pixel_data_dcd [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_data.sv:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module pixel_num [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:7]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module comparator [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module adder [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:26]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux2to1 [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux4to1 [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:91]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module decoder [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module register [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:177]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module sync_register [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:194]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module shift_register [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:263]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:333]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module limit_counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BCD_1DIGIT_counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:426]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BCD_counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:487]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module range_check [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:588]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module offset_check [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:621]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module comparator [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module adder [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:26]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux2to1 [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:61]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux4to1 [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:91]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module decoder [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:135]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module register [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:177]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module sync_register [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:194]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module shift_register [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:263]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:333]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module limit_counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BCD_1DIGIT_counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:426]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BCD_counter [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:487]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module range_check [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:588]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module offset_check [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:621]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module vga_ctrl [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/vga_controller.sv:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.793 ; gain = 163.551 ; free physical = 9734 ; free virtual = 20400
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/top.sv:3]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/vga_controller.sv:35]
INFO: [Synth 8-638] synthesizing module 'limit_counter' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
	Parameter w bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'limit_counter' (1#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
INFO: [Synth 8-638] synthesizing module 'comparator' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:3]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (2#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:3]
INFO: [Synth 8-638] synthesizing module 'limit_counter__parameterized0' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
	Parameter w bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'limit_counter__parameterized0' (2#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
INFO: [Synth 8-638] synthesizing module 'limit_counter__parameterized1' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
	Parameter w bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'limit_counter__parameterized1' (2#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
INFO: [Synth 8-638] synthesizing module 'limit_counter__parameterized2' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
	Parameter w bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'limit_counter__parameterized2' (2#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/lib.sv:355]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (3#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/vga_controller.sv:35]
INFO: [Synth 8-638] synthesizing module 'dr_demo' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/dr_demo.sv:9]
INFO: [Synth 8-638] synthesizing module 'pixel_num' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:7]
INFO: [Synth 8-256] done synthesizing module 'pixel_num' (4#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:7]
INFO: [Synth 8-638] synthesizing module 'pixel_data_dcd' [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_data.sv:3]
INFO: [Synth 8-256] done synthesizing module 'pixel_data_dcd' (5#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_data.sv:3]
INFO: [Synth 8-256] done synthesizing module 'dr_demo' (6#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/dr_demo.sv:9]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.051 ; gain = 184.809 ; free physical = 9713 ; free virtual = 20379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.051 ; gain = 184.809 ; free physical = 9712 ; free virtual = 20379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/rohitban/Downloads/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1435.520 ; gain = 0.000 ; free physical = 9438 ; free virtual = 20105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9438 ; free virtual = 20104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9438 ; free virtual = 20104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9438 ; free virtual = 20105
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:21]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:21]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:21]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:21]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:21]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:21]
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9434 ; free virtual = 20101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module limit_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module limit_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module limit_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module limit_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pixel_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module dr_demo 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9434 ; free virtual = 20101
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/tilemap_demo/pixel_num.sv:21]
WARNING: [Synth 8-3917] design top has port vgaGreen[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port vgaBlue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9434 ; free virtual = 20101
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9434 ; free virtual = 20101

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |    15|
|4     |LUT2   |     8|
|5     |LUT3   |     9|
|6     |LUT4   |     7|
|7     |LUT5   |     9|
|8     |LUT6   |    17|
|9     |FDRE   |    41|
|10    |IBUF   |     2|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------------------------+------+
|      |Instance     |Module                        |Cells |
+------+-------------+------------------------------+------+
|1     |top          |                              |   126|
|2     |  v1         |vga_ctrl                      |   109|
|3     |    colcount |limit_counter__parameterized1 |    24|
|4     |    hscount  |limit_counter                 |    38|
|5     |    rowcount |limit_counter__parameterized2 |    21|
|6     |    vscount  |limit_counter__parameterized0 |    26|
+------+-------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9431 ; free virtual = 20098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1435.520 ; gain = 68.289 ; free physical = 9433 ; free virtual = 20099
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1435.520 ; gain = 526.277 ; free physical = 9433 ; free virtual = 20099
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 8 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.520 ; gain = 417.758 ; free physical = 9433 ; free virtual = 20099
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1467.539 ; gain = 0.000 ; free physical = 9432 ; free virtual = 20099
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 10:44:16 2015...
