{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 14:53:47 2023 " "Info: Processing started: Fri Jun 02 14:53:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_min.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_min-func " "Info: Found design unit 1: set_min-func" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_min " "Info: Found entity 1: set_min" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hour-func " "Info: Found design unit 1: set_hour-func" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_hour " "Info: Found entity 1: set_hour" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-func " "Info: Found design unit 1: hour-func" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-func " "Info: Found design unit 1: minute-func" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-func " "Info: Found design unit 1: second-func" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ring.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring-func " "Info: Found design unit 1: ring-func" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring " "Info: Found entity 1: ring" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-func " "Info: Found design unit 1: light-func" {  } { { "light.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/light.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/light.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file test.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Info: Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring ring:inst7 " "Info: Elaborating entity \"ring\" for hierarchy \"ring:inst7\"" {  } { { "clock.bdf" "inst7" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 320 1080 1232 512 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_min ring.vhd(26) " "Warning (10492): VHDL Process Statement warning at ring.vhd(26): signal \"alarm_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_hour ring.vhd(26) " "Warning (10492): VHDL Process Statement warning at ring.vhd(26): signal \"alarm_hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag ring.vhd(44) " "Warning (10492): VHDL Process Statement warning at ring.vhd(44): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_low ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out1_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_high ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out1_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_low ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_high ring.vhd(45) " "Warning (10492): VHDL Process Statement warning at ring.vhd(45): signal \"out_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag1 ring.vhd(52) " "Warning (10492): VHDL Process Statement warning at ring.vhd(52): signal \"flag1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_low ring.vhd(53) " "Warning (10492): VHDL Process Statement warning at ring.vhd(53): signal \"out1_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out1_high ring.vhd(53) " "Warning (10492): VHDL Process Statement warning at ring.vhd(53): signal \"out1_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "qout ring.vhd(42) " "Warning (10631): VHDL Process Statement warning at ring.vhd(42): inferring latch(es) for signal or variable \"qout\", which holds its previous value in one or more paths through the process" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout ring.vhd(42) " "Info (10041): Inferred latch for \"qout\" at ring.vhd(42)" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst\"" {  } { { "clock.bdf" "inst" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 304 744 944 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low minute.vhd(38) " "Warning (10492): VHDL Process Statement warning at minute.vhd(38): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high minute.vhd(39) " "Warning (10492): VHDL Process Statement warning at minute.vhd(39): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_low minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"alarm_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_high minute.vhd(58) " "Warning (10492): VHDL Process Statement warning at minute.vhd(58): signal \"alarm_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(68) " "Warning (10492): VHDL Process Statement warning at minute.vhd(68): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(69) " "Warning (10492): VHDL Process Statement warning at minute.vhd(69): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(75) " "Warning (10492): VHDL Process Statement warning at minute.vhd(75): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(76) " "Warning (10492): VHDL Process Statement warning at minute.vhd(76): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low minute.vhd(80) " "Warning (10492): VHDL Process Statement warning at minute.vhd(80): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high minute.vhd(81) " "Warning (10492): VHDL Process Statement warning at minute.vhd(81): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count minute.vhd(84) " "Warning (10492): VHDL Process Statement warning at minute.vhd(84): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_low minute.vhd(32) " "Warning (10631): VHDL Process Statement warning at minute.vhd(32): inferring latch(es) for signal or variable \"out_low\", which holds its previous value in one or more paths through the process" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_high minute.vhd(32) " "Warning (10631): VHDL Process Statement warning at minute.vhd(32): inferring latch(es) for signal or variable \"out_high\", which holds its previous value in one or more paths through the process" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst5 " "Info: Elaborating entity \"second\" for hierarchy \"second:inst5\"" {  } { { "clock.bdf" "inst5" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 504 736 872 632 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause second.vhd(24) " "Warning (10492): VHDL Process Statement warning at second.vhd(24): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_digit0 second.vhd(40) " "Warning (10492): VHDL Process Statement warning at second.vhd(40): signal \"tmp_digit0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_digit1 second.vhd(41) " "Warning (10492): VHDL Process Statement warning at second.vhd(41): signal \"tmp_digit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_cout second.vhd(42) " "Warning (10492): VHDL Process Statement warning at second.vhd(42): signal \"temp_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_min set_min:inst2 " "Info: Elaborating entity \"set_min\" for hierarchy \"set_min:inst2\"" {  } { { "clock.bdf" "inst2" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 304 352 600 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_min.vhd(36) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(36): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_min.vhd(37) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(37): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_min.vhd(38) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(38): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_min.vhd(41) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(41): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_min.vhd(45) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(45): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_min.vhd(46) " "Warning (10492): VHDL Process Statement warning at set_min.vhd(46): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_low set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp_low\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_high set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp_high\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_low set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp1_low\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_high set_min.vhd(29) " "Warning (10631): VHDL Process Statement warning at set_min.vhd(29): inferring latch(es) for signal or variable \"tmp1_high\", which holds its previous value in one or more paths through the process" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_high\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp1_low\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_high\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[0\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[0\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[1\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[1\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[2\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[2\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[3\] set_min.vhd(29) " "Info (10041): Inferred latch for \"tmp_low\[3\]\" at set_min.vhd(29)" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst1 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 104 736 936 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low hour.vhd(36) " "Warning (10492): VHDL Process Statement warning at hour.vhd(36): signal \"in_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high hour.vhd(37) " "Warning (10492): VHDL Process Statement warning at hour.vhd(37): signal \"in_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_low hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"alarm_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_high hour.vhd(52) " "Warning (10492): VHDL Process Statement warning at hour.vhd(52): signal \"alarm_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(62) " "Warning (10492): VHDL Process Statement warning at hour.vhd(62): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(63) " "Warning (10492): VHDL Process Statement warning at hour.vhd(63): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(69) " "Warning (10492): VHDL Process Statement warning at hour.vhd(69): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(70) " "Warning (10492): VHDL Process Statement warning at hour.vhd(70): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_low hour.vhd(74) " "Warning (10492): VHDL Process Statement warning at hour.vhd(74): signal \"tmp_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_high hour.vhd(75) " "Warning (10492): VHDL Process Statement warning at hour.vhd(75): signal \"tmp_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_low hour.vhd(30) " "Warning (10631): VHDL Process Statement warning at hour.vhd(30): inferring latch(es) for signal or variable \"out_low\", which holds its previous value in one or more paths through the process" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_high hour.vhd(30) " "Warning (10631): VHDL Process Statement warning at hour.vhd(30): inferring latch(es) for signal or variable \"out_high\", which holds its previous value in one or more paths through the process" {  } { { "hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hour set_hour:inst3 " "Info: Elaborating entity \"set_hour\" for hierarchy \"set_hour:inst3\"" {  } { { "clock.bdf" "inst3" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 104 360 608 264 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(35) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(35): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(36) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(36): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(37) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(37): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(40) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(40): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(40) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(40): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(43) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(43): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_low_num set_hour.vhd(47) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(47): signal \"in_low_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_high_num set_hour.vhd(48) " "Warning (10492): VHDL Process Statement warning at set_hour.vhd(48): signal \"in_high_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_low set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp_low\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_high set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp_high\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_low set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp1_low\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp1_high set_hour.vhd(28) " "Warning (10631): VHDL Process Statement warning at set_hour.vhd(28): inferring latch(es) for signal or variable \"tmp1_high\", which holds its previous value in one or more paths through the process" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_high\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_high\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp1_low\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp1_low\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_high\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_high\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[0\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[0\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[1\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[1\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[2\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[2\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_low\[3\] set_hour.vhd(28) " "Info (10041): Inferred latch for \"tmp_low\[3\]\" at set_hour.vhd(28)" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:inst4 " "Info: Elaborating entity \"light\" for hierarchy \"light:inst4\"" {  } { { "clock.bdf" "inst4" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 536 1080 1224 632 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "hour:inst1\|tmp_low\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"hour:inst1\|tmp_low\[0\]~0\"" {  } { { "hour.vhd" "tmp_low\[0\]~0" { Text "G:/clock6.2.14.01/clock_blink/hour.vhd" 32 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "second:inst5\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"second:inst5\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "hour:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"hour:inst1\|Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Instantiated megafunction \"hour:inst1\|lpm_counter:tmp_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 367 8 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\] hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_constant:scdw hour:inst1\|lpm_counter:tmp_low_rtl_0 " "Info: Elaborated megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|lpm_constant:scdw\", which is child of megafunction instantiation \"hour:inst1\|lpm_counter:tmp_low_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 387 7 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "second:inst5\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"second:inst5\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "second:inst5\|lpm_add_sub:Add0\|addcore:adder second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "second:inst5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] second:inst5\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"second:inst5\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "11 " "Info: Ignored 11 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "11 " "Info: Ignored 11 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Info: Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "106 " "Info: Implemented 106 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "39 " "Info: Implemented 39 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 14:53:49 2023 " "Info: Processing ended: Fri Jun 02 14:53:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
