module nor_gate_tb;
reg a,b ;
wire c;
nor_gate dut (.a(a),.b(b),.c(c));
initial begin
$dumpfile ("nor_gate.vcd");
$dumpvars(0,nor_gate_tb);
$monitor("time=%0t| a=%b b=%b =/ c=%b" ,$time, a,b,c);
a=0; b=0; #10;
a=0; b=1; #10;
a=1; b=0; #10;
a=1; b=1; #10;
$finish;
end
endmodule


