// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Testbench_pool_HH_
#define _Testbench_pool_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "StreamingMaxPool_Pre.h"

namespace ap_rtl {

struct Testbench_pool : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<48> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<48> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > numReps;


    // Module declarations
    Testbench_pool(sc_module_name name);
    SC_HAS_PROCESS(Testbench_pool);

    ~Testbench_pool();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    StreamingMaxPool_Pre* grp_StreamingMaxPool_Pre_fu_47;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > rep_fu_60_p2;
    sc_signal< sc_lv<32> > rep_reg_74;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_StreamingMaxPool_Pre_fu_47_ap_start;
    sc_signal< sc_logic > grp_StreamingMaxPool_Pre_fu_47_ap_done;
    sc_signal< sc_logic > grp_StreamingMaxPool_Pre_fu_47_ap_idle;
    sc_signal< sc_logic > grp_StreamingMaxPool_Pre_fu_47_ap_ready;
    sc_signal< sc_logic > grp_StreamingMaxPool_Pre_fu_47_in_V_V_read;
    sc_signal< sc_lv<48> > grp_StreamingMaxPool_Pre_fu_47_out_V_V_din;
    sc_signal< sc_logic > grp_StreamingMaxPool_Pre_fu_47_out_V_V_write;
    sc_signal< sc_lv<32> > rep_0_i_reg_36;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_StreamingMaxPool_Pre_fu_47_ap_start_reg;
    sc_signal< sc_lv<1> > icmp_ln212_fu_55_p2;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_StreamingMaxPool_Pre_fu_47_ap_start();
    void thread_icmp_ln212_fu_55_p2();
    void thread_in_V_V_read();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_rep_fu_60_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
