
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max -3244.62

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max -7.90

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max -7.90

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: soc0/_320_$_DFF_P_
            (rising edge-triggered flip-flop clocked by ext_clk)
Endpoint: soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/bottom[0]$_DFFE_PP0P_
          (removal check against rising-edge clock ext_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ soc0/_320_$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
    35    0.08    0.37    0.57    0.57 v soc0/_320_$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/_320_ (net)
                  0.37    0.00    0.57 v soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/_074_/A (sky130_fd_sc_hd__inv_1)
    14    0.05    0.43    0.44    1.00 ^ soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/_074_/Y (sky130_fd_sc_hd__inv_1)
                                         soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/_000_ (net)
                  0.43    0.00    1.00 ^ soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/bottom[0]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ soc0/uart0_16550.uart0/regs/transmitter/fifo_tx/bottom[0]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.46    0.71   library removal time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: soc0/processor/icache_0/_163_[111]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by ext_clk)
Endpoint: soc0/processor/icache_0/rams:1.way/cache_ram_0
          (rising edge-triggered flip-flop clocked by ext_clk)
Path Group: ext_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ soc0/processor/icache_0/_163_[111]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     1    0.00    0.05    0.33    0.33 ^ soc0/processor/icache_0/_163_[111]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         soc0/processor/icache_0/_163_[111] (net)
                  0.05    0.00    0.33 ^ soc0/processor/icache_0/rams:1.way/cache_ram_0/A0[3] (RAM32_1RW1R)
                                  0.33   data arrival time

                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ soc0/processor/icache_0/rams:1.way/cache_ram_0/CLK (RAM32_1RW1R)
                          3.70    3.95   library hold time
                                  3.95   data required time
-----------------------------------------------------------------------------
                                  3.95   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                 -3.62   slack (VIOLATED)


Startpoint: soc0/dmi_jtag.dtm/tap_top0/tms_q3$_DFF_P_
            (rising edge-triggered flip-flop clocked by jtag_tck)
Endpoint: soc0/dmi_jtag.dtm/tap_top0/tms_q4$_DFF_P_
          (rising edge-triggered flip-flop clocked by jtag_tck)
Path Group: jtag_tck
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock jtag_tck (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ soc0/dmi_jtag.dtm/tap_top0/tms_q3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v soc0/dmi_jtag.dtm/tap_top0/tms_q3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/dmi_jtag.dtm/tap_top0/tms_q3 (net)
                  0.03    0.00    0.31 v soc0/dmi_jtag.dtm/tap_top0/tms_q4$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.31   data arrival time

                  0.15    0.00    0.00   clock jtag_tck (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ soc0/dmi_jtag.dtm/tap_top0/tms_q4$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: soc0/_320_$_DFF_P_
            (rising edge-triggered flip-flop clocked by ext_clk)
Endpoint: soc0/uart0_16550.uart0/regs/block_cnt[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock ext_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ soc0/_320_$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
    35    0.08    0.37    0.63    0.63 v soc0/_320_$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/_320_ (net)
                  0.37    0.00    0.63 v soc0/uart0_16550.uart0/regs/_637_/A (sky130_fd_sc_hd__inv_1)
   118    0.43    3.45    2.70    3.32 ^ soc0/uart0_16550.uart0/regs/_637_/Y (sky130_fd_sc_hd__inv_1)
                                         soc0/uart0_16550.uart0/regs/_043_ (net)
                  3.45    0.00    3.32 ^ soc0/uart0_16550.uart0/regs/block_cnt[0]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.32   data arrival time

                  0.15   15.00   15.00   clock ext_clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                         -0.25   14.75   clock uncertainty
                          0.00   14.75   clock reconvergence pessimism
                                 14.75 ^ soc0/uart0_16550.uart0/regs/block_cnt[0]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.62   14.13   library recovery time
                                 14.13   data required time
-----------------------------------------------------------------------------
                                 14.13   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                 10.81   slack (MET)


Startpoint: soc0/processor/loadstore1_0/_0086_[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ext_clk)
Endpoint: soc0/processor/dcache_0/dtlb_ptes[1][100]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by ext_clk)
Path Group: ext_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ soc0/processor/loadstore1_0/_0086_[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.34    0.34 v soc0/processor/loadstore1_0/_0086_[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/processor/loadstore1_0/_0086_[0] (net)
                  0.02    0.00    0.34 v soc0/processor/loadstore1_0/_4314_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.12    0.17    0.50 v soc0/processor/loadstore1_0/_4314_/X (sky130_fd_sc_hd__clkbuf_1)
                                         soc0/processor/loadstore1_0/_1086_ (net)
                  0.12    0.00    0.50 v soc0/processor/loadstore1_0/_7356_/A (sky130_fd_sc_hd__and3_1)
     2    0.00    0.04    0.19    0.69 v soc0/processor/loadstore1_0/_7356_/X (sky130_fd_sc_hd__and3_1)
                                         soc0/processor/_218_ (net)
                  0.04    0.00    0.69 v soc0/processor/dcache_0/_3712_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.10    0.10    0.79 ^ soc0/processor/dcache_0/_3712_/Y (sky130_fd_sc_hd__nor2_1)
                                         soc0/processor/dcache_0/_0941_ (net)
                  0.10    0.00    0.79 ^ soc0/processor/dcache_0/_3713_/B (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    0.89 v soc0/processor/dcache_0/_3713_/Y (sky130_fd_sc_hd__nand2_1)
                                         soc0/processor/dcache_0/_0942_ (net)
                  0.07    0.00    0.89 v soc0/processor/dcache_0/_3714_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.07    0.09    0.98 ^ soc0/processor/dcache_0/_3714_/Y (sky130_fd_sc_hd__inv_1)
                                         soc0/processor/dcache_0/_0943_ (net)
                  0.07    0.00    0.98 ^ soc0/processor/dcache_0/_3715_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.30    0.27    1.26 ^ soc0/processor/dcache_0/_3715_/X (sky130_fd_sc_hd__clkbuf_1)
                                         soc0/processor/dcache_0/r0_valid (net)
                  0.30    0.00    1.26 ^ soc0/processor/dcache_0/_4800_/B (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.10    0.15    1.41 v soc0/processor/dcache_0/_4800_/Y (sky130_fd_sc_hd__nand2_1)
                                         soc0/processor/dcache_0/_2001_ (net)
                  0.10    0.00    1.41 v soc0/processor/dcache_0/_5591_/D (sky130_fd_sc_hd__nor4_1)
   203    0.69   25.33   20.02   21.43 ^ soc0/processor/dcache_0/_5591_/Y (sky130_fd_sc_hd__nor4_1)
                                         soc0/processor/dcache_0/_0861_ (net)
                 25.33    0.00   21.43 ^ soc0/processor/dcache_0/dtlb_ptes[1][100]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                 21.43   data arrival time

                  0.15   15.00   15.00   clock ext_clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                         -0.25   14.75   clock uncertainty
                          0.00   14.75   clock reconvergence pessimism
                                 14.75 ^ soc0/processor/dcache_0/dtlb_ptes[1][100]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -1.22   13.53   library setup time
                                 13.53   data required time
-----------------------------------------------------------------------------
                                 13.53   data required time
                                -21.43   data arrival time
-----------------------------------------------------------------------------
                                 -7.90   slack (VIOLATED)


Startpoint: soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1]$_DFF_N_
            (rising edge-triggered flip-flop clocked by jtag_tck')
Endpoint: jtag_tdo (output port clocked by jtag_tck)
Path Group: jtag_tck
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   50.00   50.00   clock jtag_tck' (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.15    0.00   50.00 ^ soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1]$_DFF_N_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.15    0.44   50.44 ^ soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1]$_DFF_N_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1] (net)
                  0.15    0.00   50.44 ^ soc0/dmi_jtag.dtm/tap_top0/_237_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.17   50.61 ^ soc0/dmi_jtag.dtm/tap_top0/_237_/X (sky130_fd_sc_hd__and3_1)
                                         soc0/dmi_jtag.dtm/tap_top0/_113_ (net)
                  0.04    0.00   50.61 ^ soc0/dmi_jtag.dtm/tap_top0/_239_/A2 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.11    0.12   50.73 v soc0/dmi_jtag.dtm/tap_top0/_239_/Y (sky130_fd_sc_hd__o311ai_0)
                                         soc0/dmi_jtag.dtm/tap_top0/_115_ (net)
                  0.11    0.00   50.73 v soc0/dmi_jtag.dtm/tap_top0/_244_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.03    0.77    0.67   51.39 ^ soc0/dmi_jtag.dtm/tap_top0/_244_/Y (sky130_fd_sc_hd__o221ai_1)
                                         jtag_tdo (net)
                  0.77    0.00   51.39 ^ jtag_tdo (out)
                                 51.39   data arrival time

                  0.15  100.00  100.00   clock jtag_tck (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                -51.39   data arrival time
-----------------------------------------------------------------------------
                                 28.36   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: soc0/_320_$_DFF_P_
            (rising edge-triggered flip-flop clocked by ext_clk)
Endpoint: soc0/uart0_16550.uart0/regs/block_cnt[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock ext_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ soc0/_320_$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
    35    0.08    0.37    0.63    0.63 v soc0/_320_$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/_320_ (net)
                  0.37    0.00    0.63 v soc0/uart0_16550.uart0/regs/_637_/A (sky130_fd_sc_hd__inv_1)
   118    0.43    3.45    2.70    3.32 ^ soc0/uart0_16550.uart0/regs/_637_/Y (sky130_fd_sc_hd__inv_1)
                                         soc0/uart0_16550.uart0/regs/_043_ (net)
                  3.45    0.00    3.32 ^ soc0/uart0_16550.uart0/regs/block_cnt[0]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.32   data arrival time

                  0.15   15.00   15.00   clock ext_clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                         -0.25   14.75   clock uncertainty
                          0.00   14.75   clock reconvergence pessimism
                                 14.75 ^ soc0/uart0_16550.uart0/regs/block_cnt[0]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.62   14.13   library recovery time
                                 14.13   data required time
-----------------------------------------------------------------------------
                                 14.13   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                 10.81   slack (MET)


Startpoint: soc0/processor/loadstore1_0/_0086_[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by ext_clk)
Endpoint: soc0/processor/dcache_0/dtlb_ptes[1][100]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by ext_clk)
Path Group: ext_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock ext_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ soc0/processor/loadstore1_0/_0086_[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.34    0.34 v soc0/processor/loadstore1_0/_0086_[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/processor/loadstore1_0/_0086_[0] (net)
                  0.02    0.00    0.34 v soc0/processor/loadstore1_0/_4314_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.12    0.17    0.50 v soc0/processor/loadstore1_0/_4314_/X (sky130_fd_sc_hd__clkbuf_1)
                                         soc0/processor/loadstore1_0/_1086_ (net)
                  0.12    0.00    0.50 v soc0/processor/loadstore1_0/_7356_/A (sky130_fd_sc_hd__and3_1)
     2    0.00    0.04    0.19    0.69 v soc0/processor/loadstore1_0/_7356_/X (sky130_fd_sc_hd__and3_1)
                                         soc0/processor/_218_ (net)
                  0.04    0.00    0.69 v soc0/processor/dcache_0/_3712_/B (sky130_fd_sc_hd__nor2_1)
     2    0.00    0.10    0.10    0.79 ^ soc0/processor/dcache_0/_3712_/Y (sky130_fd_sc_hd__nor2_1)
                                         soc0/processor/dcache_0/_0941_ (net)
                  0.10    0.00    0.79 ^ soc0/processor/dcache_0/_3713_/B (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.07    0.10    0.89 v soc0/processor/dcache_0/_3713_/Y (sky130_fd_sc_hd__nand2_1)
                                         soc0/processor/dcache_0/_0942_ (net)
                  0.07    0.00    0.89 v soc0/processor/dcache_0/_3714_/A (sky130_fd_sc_hd__inv_1)
     3    0.01    0.07    0.09    0.98 ^ soc0/processor/dcache_0/_3714_/Y (sky130_fd_sc_hd__inv_1)
                                         soc0/processor/dcache_0/_0943_ (net)
                  0.07    0.00    0.98 ^ soc0/processor/dcache_0/_3715_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.30    0.27    1.26 ^ soc0/processor/dcache_0/_3715_/X (sky130_fd_sc_hd__clkbuf_1)
                                         soc0/processor/dcache_0/r0_valid (net)
                  0.30    0.00    1.26 ^ soc0/processor/dcache_0/_4800_/B (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.10    0.15    1.41 v soc0/processor/dcache_0/_4800_/Y (sky130_fd_sc_hd__nand2_1)
                                         soc0/processor/dcache_0/_2001_ (net)
                  0.10    0.00    1.41 v soc0/processor/dcache_0/_5591_/D (sky130_fd_sc_hd__nor4_1)
   203    0.69   25.33   20.02   21.43 ^ soc0/processor/dcache_0/_5591_/Y (sky130_fd_sc_hd__nor4_1)
                                         soc0/processor/dcache_0/_0861_ (net)
                 25.33    0.00   21.43 ^ soc0/processor/dcache_0/dtlb_ptes[1][100]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                 21.43   data arrival time

                  0.15   15.00   15.00   clock ext_clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                         -0.25   14.75   clock uncertainty
                          0.00   14.75   clock reconvergence pessimism
                                 14.75 ^ soc0/processor/dcache_0/dtlb_ptes[1][100]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -1.22   13.53   library setup time
                                 13.53   data required time
-----------------------------------------------------------------------------
                                 13.53   data required time
                                -21.43   data arrival time
-----------------------------------------------------------------------------
                                 -7.90   slack (VIOLATED)


Startpoint: soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1]$_DFF_N_
            (rising edge-triggered flip-flop clocked by jtag_tck')
Endpoint: jtag_tdo (output port clocked by jtag_tck)
Path Group: jtag_tck
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   50.00   50.00   clock jtag_tck' (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.15    0.00   50.00 ^ soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1]$_DFF_N_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.15    0.44   50.44 ^ soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1]$_DFF_N_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         soc0/dmi_jtag.dtm/tap_top0/latched_jtag_ir_neg[1] (net)
                  0.15    0.00   50.44 ^ soc0/dmi_jtag.dtm/tap_top0/_237_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.17   50.61 ^ soc0/dmi_jtag.dtm/tap_top0/_237_/X (sky130_fd_sc_hd__and3_1)
                                         soc0/dmi_jtag.dtm/tap_top0/_113_ (net)
                  0.04    0.00   50.61 ^ soc0/dmi_jtag.dtm/tap_top0/_239_/A2 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.11    0.12   50.73 v soc0/dmi_jtag.dtm/tap_top0/_239_/Y (sky130_fd_sc_hd__o311ai_0)
                                         soc0/dmi_jtag.dtm/tap_top0/_115_ (net)
                  0.11    0.00   50.73 v soc0/dmi_jtag.dtm/tap_top0/_244_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.03    0.77    0.67   51.39 ^ soc0/dmi_jtag.dtm/tap_top0/_244_/Y (sky130_fd_sc_hd__o221ai_1)
                                         jtag_tdo (net)
                  0.77    0.00   51.39 ^ jtag_tdo (out)
                                 51.39   data arrival time

                  0.15  100.00  100.00   clock jtag_tck (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.25   99.75   clock uncertainty
                          0.00   99.75   clock reconvergence pessimism
                        -20.00   79.75   output external delay
                                 79.75   data required time
-----------------------------------------------------------------------------
                                 79.75   data required time
                                -51.39   data arrival time
-----------------------------------------------------------------------------
                                 28.36   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.38e-02   1.44e-03   9.34e-08   3.53e-02  53.7%
Combinational          1.53e-02   1.52e-02   1.50e-07   3.05e-02  46.3%
Clock                  4.06e-07   2.29e-06   1.07e-11   2.70e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.92e-02   1.66e-02   2.44e-07   6.58e-02 100.0%
                          74.8%      25.2%       0.0%
