Warning (10268): Verilog HDL information at count_1.sv(3): always construct contains both blocking and non-blocking assignments File: D:/Users/mrlnr/Documents/Projetos Quartus/count_1.sv Line: 3
