
****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ..//pl/proj/create_project.tcl
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "test"
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "create_project.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# create_project ${project_name} ./proj/${project_name} -part xc7z007sclg400-1
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 19:33:36 2020...

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ..//pl/proj/gen_bitstream.tcl
# set origin_dir "."
# set project_bd "$origin_dir/src/bd/system/system.bd"
# set synth_comp "synth_design Complete!"
# set impl_run "Running Design Initialization..."
# set bitstream_comp "write_bitstream Complete!"
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--project_file" { incr i; set project_file [lindex $::argv $i] }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, expecting --project_file arg.\n"
#           return 1
#         }
#       }
#     }
#   }
#   open_project $project_file
#   open_bd_design $project_bd
# }
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ectf/pl/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_25M
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - data_lmb_bram_if_cntlr_1
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - data_lmb_v10_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - dma_axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - dma_blk_mem_gen_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - fifo_count_axi_gpio_0
Adding cell -- xilinx.com:module_ref:i2s_output:1.0 - i2s_output_1
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ins_lmb_bram_if_cntlr_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ins_lmb_v10_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - int_axi_gpio_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_dma_axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:IP:PWM:2.0 - rgb_PWM_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - share_axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - share_axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - share_blk_mem_gen_1
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- user.org:user:birdwtch_iface:1.0 - birdwtch_iface_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /int_axi_gpio_0/gpio_io_o(undef) and /axi_intc_0/intr(intr)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </microblaze_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </microblaze_0/Instruction>
Excluding </mdm_0/S_AXI/Reg> from </mdm_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> from </mdm_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </mdm_0/Data>
Successfully read diagram <system> from BD file <./src/bd/system/system.bd>
# puts "Launching Synthesis"
Launching Synthesis
# save_bd_design
Wrote  : </ectf/pl/src/bd/system/ui/bd_c954508f.ui> 
# launch_runs synth_1 -jobs 24
[Sun Feb 16 19:33:50 2020] Launched synth_1...
Run output will be captured here: /ectf/pl/proj/test/test.runs/synth_1/runme.log
# time {
#   while { [get_property STATUS [get_runs synth_1]] != $synth_comp } {
#   }
# }
# puts "Launching Implementation"
Launching Implementation
# save_bd_design
# launch_runs impl_1 -jobs 24
[Sun Feb 16 19:34:39 2020] Launched impl_1...
Run output will be captured here: /ectf/pl/proj/test/test.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Feb 16 19:34:39 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ectf/pl/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top system_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.dcp' for cell 'system_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.dcp' for cell 'system_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_birdwtch_iface_0_0/system_birdwtch_iface_0_0.dcp' for cell 'system_i/birdwtch_iface_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0.dcp' for cell 'system_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.dcp' for cell 'system_i/clk_wiz_25M'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_data_lmb_bram_if_cntlr_1_0/system_data_lmb_bram_if_cntlr_1_0.dcp' for cell 'system_i/data_lmb_bram_if_cntlr_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.dcp' for cell 'system_i/data_lmb_v10_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_dma_axi_bram_ctrl_1_0/system_dma_axi_bram_ctrl_1_0.dcp' for cell 'system_i/dma_axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_dma_blk_mem_gen_1_0/system_dma_blk_mem_gen_1_0.dcp' for cell 'system_i/dma_blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0.dcp' for cell 'system_i/fifo_count_axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_i2s_output_1_0/system_i2s_output_1_0.dcp' for cell 'system_i/i2s_output_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_ins_lmb_bram_if_cntlr_0_0/system_ins_lmb_bram_if_cntlr_0_0.dcp' for cell 'system_i/ins_lmb_bram_if_cntlr_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_ins_lmb_v10_0_0/system_ins_lmb_v10_0_0.dcp' for cell 'system_i/ins_lmb_v10_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0.dcp' for cell 'system_i/int_axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_mb_dma_axi_bram_ctrl_0_0/system_mb_dma_axi_bram_ctrl_0_0.dcp' for cell 'system_i/mb_dma_axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.dcp' for cell 'system_i/mdm_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_rgb_PWM_0_0/system_rgb_PWM_0_0.dcp' for cell 'system_i/rgb_PWM_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_share_axi_bram_ctrl_0_0/system_share_axi_bram_ctrl_0_0.dcp' for cell 'system_i/share_axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_share_axi_bram_ctrl_1_0/system_share_axi_bram_ctrl_1_0.dcp' for cell 'system_i/share_axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_share_blk_mem_gen_1_0/system_share_blk_mem_gen_1_0.dcp' for cell 'system_i/share_blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xlconcat_2_0/system_xlconcat_2_0.dcp' for cell 'system_i/xlconcat_2'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.dcp' for cell 'system_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_4/system_auto_pc_4.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_5/system_auto_pc_5.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_6/system_auto_pc_6.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_7/system_auto_pc_7.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_8/system_auto_pc_8.dcp' for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_9/system_auto_pc_9.dcp' for cell 'system_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_10/system_auto_pc_10.dcp' for cell 'system_i/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_11/system_auto_pc_11.dcp' for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_12/system_auto_pc_12.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_25M/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_25M/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/ectf/pl/proj/test/test.runs/impl_1/.Xil/Vivado-95648-ssg0/dcp8/system_clk_wiz_25M_0.edf:297]
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0_board.xdc] for cell 'system_i/clk_wiz_25M/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0_board.xdc] for cell 'system_i/clk_wiz_25M/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc] for cell 'system_i/clk_wiz_25M/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2175.637 ; gain = 537.523 ; free physical = 7349 ; free virtual = 11733
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc] for cell 'system_i/clk_wiz_25M/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.xdc] for cell 'system_i/data_lmb_v10_1/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.xdc] for cell 'system_i/data_lmb_v10_1/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0_board.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0_board.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_ins_lmb_v10_0_0/system_ins_lmb_v10_0_0.xdc] for cell 'system_i/ins_lmb_v10_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_ins_lmb_v10_0_0/system_ins_lmb_v10_0_0.xdc] for cell 'system_i/ins_lmb_v10_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0_board.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0_board.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xdc] for cell 'system_i/mdm_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xdc] for cell 'system_i/mdm_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Parsing XDC File [/ectf/pl/src/constraints/Cora-Z7-Master.xdc]
Finished Parsing XDC File [/ectf/pl/src/constraints/Cora-Z7-Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/ectf/pl/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0_clocks.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0_clocks.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /ectf/pl/src/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 19 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

60 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 2180.668 ; gain = 1009.586 ; free physical = 7442 ; free virtual = 11751
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2244.668 ; gain = 64.000 ; free physical = 7436 ; free virtual = 11746

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc2ad174

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7442 ; free virtual = 11752
INFO: [Opt 31-389] Phase Retarget created 1145 cells and removed 1283 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 19 inverter(s) to 45 load pin(s).
Phase 2 Constant propagation | Checksum: 177c58e13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7445 ; free virtual = 11755
INFO: [Opt 31-389] Phase Constant propagation created 934 cells and removed 3874 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bbe9048f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7439 ; free virtual = 11751
INFO: [Opt 31-389] Phase Sweep created 29 cells and removed 4916 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bbe9048f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7435 ; free virtual = 11747
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: bbe9048f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7434 ; free virtual = 11746
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7435 ; free virtual = 11746
Ending Logic Optimization Task | Checksum: d11bcc6d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7435 ; free virtual = 11747
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2244.668 ; gain = 64.000 ; free physical = 7436 ; free virtual = 11748
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7429 ; free virtual = 11745
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7421 ; free virtual = 11740
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ectf/pl/proj/test/test.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7412 ; free virtual = 11731
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 79004997

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7412 ; free virtual = 11732
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7415 ; free virtual = 11735

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f87d6fe5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.668 ; gain = 0.000 ; free physical = 7382 ; free virtual = 11707

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1902e4c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.359 ; gain = 35.691 ; free physical = 7338 ; free virtual = 11661

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1902e4c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.359 ; gain = 35.691 ; free physical = 7338 ; free virtual = 11660
Phase 1 Placer Initialization | Checksum: 1902e4c01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.359 ; gain = 35.691 ; free physical = 7338 ; free virtual = 11660

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 269f864b3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7344 ; free virtual = 11648

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 269f864b3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7344 ; free virtual = 11648

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2238eafeb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7348 ; free virtual = 11651

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 226a8cbd5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7348 ; free virtual = 11651

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b23e2714

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7348 ; free virtual = 11651

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22a79adf6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7343 ; free virtual = 11646

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 233bbe230

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7332 ; free virtual = 11635

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f69189c5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7332 ; free virtual = 11636
Phase 3 Detail Placement | Checksum: 1f69189c5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7329 ; free virtual = 11633

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12e5277cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12e5277cc

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7347 ; free virtual = 11650
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.512. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17e3ed15b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7351 ; free virtual = 11654
Phase 4.1 Post Commit Optimization | Checksum: 17e3ed15b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7349 ; free virtual = 11653

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17e3ed15b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7348 ; free virtual = 11652

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17e3ed15b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7344 ; free virtual = 11649

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1cdd285e8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7344 ; free virtual = 11649
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cdd285e8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7348 ; free virtual = 11653
Ending Placer Task | Checksum: f6f7f314

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7360 ; free virtual = 11665
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2368.551 ; gain = 123.883 ; free physical = 7358 ; free virtual = 11663
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2368.551 ; gain = 0.000 ; free physical = 7315 ; free virtual = 11650
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.551 ; gain = 0.000 ; free physical = 7344 ; free virtual = 11659
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2368.551 ; gain = 0.000 ; free physical = 7334 ; free virtual = 11649
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2368.551 ; gain = 0.000 ; free physical = 7336 ; free virtual = 11651
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2368.551 ; gain = 0.000 ; free physical = 7334 ; free virtual = 11650
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2368.551 ; gain = 0.000 ; free physical = 7294 ; free virtual = 11640
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.551 ; gain = 0.000 ; free physical = 7322 ; free virtual = 11648
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 55e28c5 ConstDB: 0 ShapeSum: f199ca4f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a7f5b166

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.227 ; gain = 5.676 ; free physical = 7227 ; free virtual = 11554
Post Restoration Checksum: NetGraph: ae15bcbc NumContArr: f9dff4aa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a7f5b166

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.227 ; gain = 5.676 ; free physical = 7242 ; free virtual = 11570

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a7f5b166

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.215 ; gain = 11.664 ; free physical = 7202 ; free virtual = 11530

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a7f5b166

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.215 ; gain = 11.664 ; free physical = 7201 ; free virtual = 11528
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f6ea42c0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2405.277 ; gain = 36.727 ; free physical = 7199 ; free virtual = 11518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.527  | TNS=0.000  | WHS=-0.357 | THS=-261.753|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 112dd9deb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2405.277 ; gain = 36.727 ; free physical = 7198 ; free virtual = 11517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.527  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: fbfec061

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2405.277 ; gain = 36.727 ; free physical = 7197 ; free virtual = 11516
Phase 2 Router Initialization | Checksum: dac50331

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2405.277 ; gain = 36.727 ; free physical = 7196 ; free virtual = 11515

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eddc3724

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7194 ; free virtual = 11512

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3024
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.607  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12a5e5f87

Time (s): cpu = 00:01:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7173 ; free virtual = 11493

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 163bd6e55

Time (s): cpu = 00:01:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7185 ; free virtual = 11506
Phase 4 Rip-up And Reroute | Checksum: 163bd6e55

Time (s): cpu = 00:01:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7181 ; free virtual = 11503

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 163bd6e55

Time (s): cpu = 00:01:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7181 ; free virtual = 11503

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 163bd6e55

Time (s): cpu = 00:01:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7180 ; free virtual = 11501
Phase 5 Delay and Skew Optimization | Checksum: 163bd6e55

Time (s): cpu = 00:01:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7177 ; free virtual = 11499

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12c1206ca

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7174 ; free virtual = 11495
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.704  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 132c1f9d9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7176 ; free virtual = 11497
Phase 6 Post Hold Fix | Checksum: 132c1f9d9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7176 ; free virtual = 11497

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.5253 %
  Global Horizontal Routing Utilization  = 16.0108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ffb06ccd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7174 ; free virtual = 11495

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ffb06ccd

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7174 ; free virtual = 11495

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d5adeffb

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7177 ; free virtual = 11498

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.704  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d5adeffb

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7175 ; free virtual = 11496
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7212 ; free virtual = 11533

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2481.262 ; gain = 112.711 ; free physical = 7212 ; free virtual = 11533
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2505.273 ; gain = 0.000 ; free physical = 7161 ; free virtual = 11521
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.273 ; gain = 24.012 ; free physical = 7201 ; free virtual = 11533
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ectf/pl/proj/test/test.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /ectf/pl/proj/test/test.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2601.320 ; gain = 0.000 ; free physical = 7057 ; free virtual = 11390
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 19:37:04 2020...
[Sun Feb 16 19:37:05 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:04:23 ; elapsed = 00:02:25 . Memory (MB): peak = 1313.441 ; gain = 0.000 ; free physical = 8395 ; free virtual = 12742
# puts "Launching Write Bitstream"
Launching Write Bitstream
# launch_runs impl_1 -to_step write_bitstream -jobs 24
[Sun Feb 16 19:37:05 2020] Launched impl_1...
Run output will be captured here: /ectf/pl/proj/test/test.runs/impl_1/runme.log
# time {
#   while { [get_property STATUS [get_runs impl_1]] != $bitstream_comp } {
#   }
# }
INFO: [Common 17-206] Exiting Vivado at Sun Feb 16 19:40:03 2020...
Starting xsdk. This could take few seconds... done
'test' will not be imported... [ALREADY EXIST]
'Cora-Z7-07S' will not be imported... [ALREADY EXIST]
'miPod' will not be imported... [ALREADY EXIST]
'drm_audio_fw_bsp' will not be imported... [ALREADY EXIST]
'drm_audio_fw' will not be imported... [ALREADY EXIST]
'miPod' will not be imported... [ALREADY EXIST]
Already created the project hw
Building '/Cora-Z7-07S'
Building '/drm_audio_fw_bsp'
19:40:06 **** Clean-only build of project drm_audio_fw_bsp ****
make -k clean 
make -C microblaze_0/libsrc/axidma_v9_5/src -s clean 
make -C microblaze_0/libsrc/bram_v4_2/src -s clean 
make -C microblaze_0/libsrc/cpu_v2_6/src -s clean 
make -C microblaze_0/libsrc/emacps_v3_6/src -s clean 
make -C microblaze_0/libsrc/gpiops_v3_3/src -s clean 
make -C microblaze_0/libsrc/gpio_v4_3/src -s clean 
make -C microblaze_0/libsrc/iicps_v3_5/src -s clean 
make -C microblaze_0/libsrc/intc_v3_7/src -s clean 
make -C microblaze_0/libsrc/PWM_v1_0/src -s clean 
make -C microblaze_0/libsrc/sdps_v3_3/src -s clean 
make -C microblaze_0/libsrc/spips_v3_0/src -s clean 
make -C microblaze_0/libsrc/standalone_v6_5/src -s clean 
make -C microblaze_0/libsrc/uartps_v3_5/src -s clean 
make -C microblaze_0/libsrc/usbps_v2_4/src -s clean 
rm -f microblaze_0/lib/libxil.a

19:40:06 Build Finished (took 161ms)

Building '/drm_audio_fw'
Invoking Make Builder...drm_audio_fw
19:40:06 **** Clean-only build of configuration Debug for project drm_audio_fw ****
make clean 
rm -rf ./src/main.o ./src/platform.o ./src/util.o ./src/main.d ./src/platform.d ./src/util.d drm_audio_fw.elf.size  drm_audio_fw.elf
 

19:40:06 Build Finished (took 106ms)

Building '/miPod'
Invoking Make Builder...miPod
19:40:06 **** Clean-only build of configuration Debug for project miPod ****
make clean 
rm -rf ./src/main.o ./src/main.d miPod.elf.size  miPod.elf
 

19:40:06 Build Finished (took 107ms)

Building '/test'
Building '/Cora-Z7-07S'
Building '/drm_audio_fw_bsp'
Invoking Make Builder...drm_audio_fw_bsp
19:40:06 **** Build of project drm_audio_fw_bsp ****
make -k all 
Running Make include in microblaze_0/libsrc/axidma_v9_5/src
make -C microblaze_0/libsrc/axidma_v9_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/bram_v4_2/src
make -C microblaze_0/libsrc/bram_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/cpu_v2_6/src
make -C microblaze_0/libsrc/cpu_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/emacps_v3_6/src
make -C microblaze_0/libsrc/emacps_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/gpiops_v3_3/src
make -C microblaze_0/libsrc/gpiops_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/gpio_v4_3/src
make -C microblaze_0/libsrc/gpio_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/iicps_v3_5/src
make -C microblaze_0/libsrc/iicps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/intc_v3_7/src
make -C microblaze_0/libsrc/intc_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/PWM_v1_0/src
make -C microblaze_0/libsrc/PWM_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/sdps_v3_3/src
make -C microblaze_0/libsrc/sdps_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/spips_v3_0/src
make -C microblaze_0/libsrc/spips_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/standalone_v6_5/src
make -C microblaze_0/libsrc/standalone_v6_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/uartps_v3_5/src
make -C microblaze_0/libsrc/uartps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make include in microblaze_0/libsrc/usbps_v2_4/src
make -C microblaze_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Running Make libs in microblaze_0/libsrc/axidma_v9_5/src
make -C microblaze_0/libsrc/axidma_v9_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling axidma
mb-ar: creating ../../../lib/libxil.a
Running Make libs in microblaze_0/libsrc/bram_v4_2/src
make -C microblaze_0/libsrc/bram_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling bram
Running Make libs in microblaze_0/libsrc/cpu_v2_6/src
make -C microblaze_0/libsrc/cpu_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling cpu
Running Make libs in microblaze_0/libsrc/emacps_v3_6/src
make -C microblaze_0/libsrc/emacps_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling emacps
Running Make libs in microblaze_0/libsrc/gpiops_v3_3/src
make -C microblaze_0/libsrc/gpiops_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling gpiops
Running Make libs in microblaze_0/libsrc/gpio_v4_3/src
make -C microblaze_0/libsrc/gpio_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling gpio
Running Make libs in microblaze_0/libsrc/iicps_v3_5/src
make -C microblaze_0/libsrc/iicps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling iicps
Running Make libs in microblaze_0/libsrc/intc_v3_7/src
make -C microblaze_0/libsrc/intc_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling intc
Running Make libs in microblaze_0/libsrc/PWM_v1_0/src
make -C microblaze_0/libsrc/PWM_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling PWM...
PWM_selftest.c: In function 'PWM_Reg_SelfTest':
PWM_selftest.c:52:52: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
    if ( PWM_mReadReg (baseaddr, read_loop_index*4) != (read_loop_index+1)*READ_WRITE_MUL_FACTOR){
                                                    ^~
PWM_selftest.c:36:6: warning: unused variable 'Index' [-Wunused-variable]
  int Index;
      ^~~~~
Running Make libs in microblaze_0/libsrc/sdps_v3_3/src
make -C microblaze_0/libsrc/sdps_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling sdps
Running Make libs in microblaze_0/libsrc/spips_v3_0/src
make -C microblaze_0/libsrc/spips_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling spips
Running Make libs in microblaze_0/libsrc/standalone_v6_5/src
make -C microblaze_0/libsrc/standalone_v6_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling standalone
Running Make libs in microblaze_0/libsrc/uartps_v3_5/src
make -C microblaze_0/libsrc/uartps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling uartps
Running Make libs in microblaze_0/libsrc/usbps_v2_4/src
make -C microblaze_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS= -O2 -c -mcpu=v10.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-ffunction-sections -fdata-sections -Wall -Wextra"
Compiling usbps
Finished building libraries

19:40:10 Build Finished (took 3s.913ms)

Building '/drm_audio_fw'
19:40:10 **** Build of configuration Debug for project drm_audio_fw ****
make all 
Building file: ../src/main.c
Invoking: MicroBlaze gcc compiler
mb-gcc -Wall -O0 -g3 -I"/ectf/mb/drm_audio_fw_bsp/microblaze_0/include" -c -fmessage-length=0 -MT"src/main.o" -I"/ectf/mb/drm_audio_fw_bsp/microblaze_0/include" -mlittle-endian -mcpu=v10.0 -mxl-soft-mul -Wl,--no-relax -ffunction-sections -fdata-sections -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.c"
Finished building: ../src/main.c
 
Building file: ../src/platform.c
Invoking: MicroBlaze gcc compiler
mb-gcc -Wall -O0 -g3 -I"/ectf/mb/drm_audio_fw_bsp/microblaze_0/include" -c -fmessage-length=0 -MT"src/platform.o" -I"/ectf/mb/drm_audio_fw_bsp/microblaze_0/include" -mlittle-endian -mcpu=v10.0 -mxl-soft-mul -Wl,--no-relax -ffunction-sections -fdata-sections -MMD -MP -MF"src/platform.d" -MT"src/platform.o" -o "src/platform.o" "../src/platform.c"
Finished building: ../src/platform.c
 
Building file: ../src/util.c
Invoking: MicroBlaze gcc compiler
mb-gcc -Wall -O0 -g3 -I"/ectf/mb/drm_audio_fw_bsp/microblaze_0/include" -c -fmessage-length=0 -MT"src/util.o" -I"/ectf/mb/drm_audio_fw_bsp/microblaze_0/include" -mlittle-endian -mcpu=v10.0 -mxl-soft-mul -Wl,--no-relax -ffunction-sections -fdata-sections -MMD -MP -MF"src/util.d" -MT"src/util.o" -o "src/util.o" "../src/util.c"
Finished building: ../src/util.c
 
Building target: drm_audio_fw.elf
Invoking: MicroBlaze gcc linker
mb-gcc -L"/ectf/mb/drm_audio_fw_bsp/microblaze_0/lib" -Wl,-T -Wl,../src/lscript.ld -L"/ectf/mb/drm_audio_fw_bsp/microblaze_0/include" -mlittle-endian -mcpu=v10.0 -mxl-soft-mul -Wl,--no-relax -Wl,--gc-sections -o "drm_audio_fw.elf" ./src/main.o ./src/platform.o ./src/util.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: drm_audio_fw.elf
 
Invoking: MicroBlaze Print Size
mb-size drm_audio_fw.elf  |tee "drm_audio_fw.elf.size"
   text	   data	    bss	    dec	    hex	filename
  35420	   1464	   4444	  41328	   a170	drm_audio_fw.elf
Finished building: drm_audio_fw.elf.size
 

19:40:11 Build Finished (took 292ms)

Invoking scanner config builder on project 
Building '/miPod'
19:40:11 **** Build of configuration Debug for project miPod ****
make all 
Building file: ../src/main.c
Invoking: ARM v7 Linux gcc compiler
arm-linux-gnueabihf-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/main.o" -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.c"
In file included from ../src/main.c:7:0:
../src/main.c: In function load_file:
../src/miPod.h:24:19: warning: format %d expects argument of type int, but argument 2 has type __off_t {aka long int} [-Wformat=]
 #define MP_PROMPT "mP> "
                   ^
../src/miPod.h:25:31: note: in expansion of macro MP_PROMPT
 #define mp_printf(...) printf(MP_PROMPT __VA_ARGS__)
                               ^~~~~~~~~
../src/main.c:92:5: note: in expansion of macro mp_printf
     mp_printf("Loaded file into shared buffer (%dB)\r\n", sb.st_size);
     ^~~~~~~~~
Finished building: ../src/main.c
 
Building target: miPod.elf
Invoking: ARM v7 Linux gcc linker
arm-linux-gnueabihf-gcc  -o "miPod.elf" ./src/main.o   
Finished building target: miPod.elf
 
Invoking: ARM v7 Linux Print Size
arm-linux-gnueabihf-size miPod.elf  |tee "miPod.elf.size"
   text	   data	    bss	    dec	    hex	filename
   7674	    352	     12	   8038	   1f66	miPod.elf
Finished building: miPod.elf.size
 

19:40:11 Build Finished (took 206ms)

Invoking scanner config builder on project 
Building '/test'

Calling updatemem as follows:
updatemem -force -meminfo  ..//mb/Cora-Z7-07S/system_wrapper.mmi  -bit  ..//mb/Cora-Z7-07S/system_wrapper.bit  -data ..//mb/drm_audio_fw/Debug/drm_audio_fw.elf  -proc system_i/microblaze_0 -out  ..//mb/Cora-Z7-07S/download.bit

Created download.bit at: ..//mb/Cora-Z7-07S/download.bit
Beginning build tool processes...


Proceeding to Copy Secrets File:

Copied device1//device_secrets.h to
 ..//mb/drm_audio_fw/src/secrets.h
Changing dir to:  ..//pl

Proceeding to Create Project {test}:

Running: vivado -mode batch -source ..//pl/proj/create_project.tcl -tclargs --project_name test


Proceeding to Generate Bitstream:

Please be warned this will take a while a long time.


Running: vivado -mode batch -source ..//pl/proj/gen_bitstream.tcl -tclargs --project_file ..//pl/proj/test/test.xpr

 Beginning Synthesis, Implementation, and Bitstream Generation

 Bitstream generation complete!


Proceeding to Build Microblaze:

Saving ..//mb//miPod/Debug/miPod as ..//mb//miPod/Debug/miPod_old

Please delete or save your old miPod copy

Output produced: ..//mb//miPod/Debug/miPod


Proceeding to Combine Bitstream:

