<stg><name>read_data</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="5">
<condition id="110">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="2">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %r = phi i4 [ 0, %0 ], [ %tmp_mid2_v_v, %ifBlock ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %c = phi i4 [ 0, %0 ], [ %c_1, %ifBlock ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:0  %r_1 = add i4 1, %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:3  %exitcond = icmp eq i4 %c, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:4  %c_mid2 = select i1 %exitcond, i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="c_mid2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:5  %tmp_mid2_v_v = select i1 %exitcond, i4 %r_1, i4 %r

]]></Node>
<StgValue><ssdm name="tmp_mid2_v_v"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="4">
<![CDATA[
.reset:6  %tmp = trunc i4 %tmp_mid2_v_v to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="4">
<![CDATA[
.reset:17  %tmp_2 = trunc i4 %c_mid2 to i3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:7  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="4">
<![CDATA[
.reset:9  %c_cast2 = zext i4 %c_mid2 to i6

]]></Node>
<StgValue><ssdm name="c_cast2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:13  %tmp_9 = add i6 %c_cast2, %tmp_mid2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
.reset:14  %tmp_s = zext i6 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:15  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="6">
<![CDATA[
.reset:16  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.reset:18  switch i3 %tmp_2, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ifBlock:1  %c_1 = add i4 %c_mid2, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
.reset:8  %tmp_7_mid2 = zext i4 %tmp_mid2_v_v to i64

]]></Node>
<StgValue><ssdm name="tmp_7_mid2"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="6">
<![CDATA[
.reset:16  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %buf_6_addr = getelementptr [8 x i16]* %buf_6, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_6_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch6:1  store i16 %input_load, i16* %buf_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %buf_5_addr = getelementptr [8 x i16]* %buf_5, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch5:1  store i16 %input_load, i16* %buf_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %buf_4_addr = getelementptr [8 x i16]* %buf_4, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_4_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch4:1  store i16 %input_load, i16* %buf_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %buf_3_addr = getelementptr [8 x i16]* %buf_3, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch3:1  store i16 %input_load, i16* %buf_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %buf_2_addr = getelementptr [8 x i16]* %buf_2, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch2:1  store i16 %input_load, i16* %buf_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0  %buf_1_addr = getelementptr [8 x i16]* %buf_1, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch1:1  store i16 %input_load, i16* %buf_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0  %buf_0_addr = getelementptr [8 x i16]* %buf_0, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_0_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch0:1  store i16 %input_load, i16* %buf_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %buf_7_addr = getelementptr [8 x i16]* %buf_7, i64 0, i64 %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="buf_7_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
branch7:1  store i16 %input_load, i16* %buf_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="89" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="buf_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="buf_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="buf_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="buf_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="buf_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="buf_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="buf_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="buf_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="StgValue_98" to="indvar_flatten" fromId="98" toId="7">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="StgValue_6" to="indvar_flatten" fromId="6" toId="7">
</dataflow>
<dataflow id="101" from="indvar_flatten_next" to="indvar_flatten" fromId="11" toId="7">
<BackEdge/>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="StgValue_59" to="indvar_flatten" fromId="59" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="104" from="StgValue_103" to="r" fromId="103" toId="8">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="StgValue_6" to="r" fromId="6" toId="8">
</dataflow>
<dataflow id="106" from="tmp_mid2_v_v" to="r" fromId="16" toId="8">
<BackEdge/>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="StgValue_59" to="r" fromId="59" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="108" from="StgValue_103" to="c" fromId="103" toId="9">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="StgValue_6" to="c" fromId="6" toId="9">
</dataflow>
<dataflow id="110" from="c_1" to="c" fromId="34" toId="9">
<BackEdge/>
<condition id="124">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="StgValue_59" to="c" fromId="59" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="112" from="indvar_flatten" to="exitcond_flatten" fromId="7" toId="10">
</dataflow>
<dataflow id="114" from="StgValue_113" to="exitcond_flatten" fromId="113" toId="10">
</dataflow>
<dataflow id="115" from="indvar_flatten" to="indvar_flatten_next" fromId="7" toId="11">
</dataflow>
<dataflow id="117" from="StgValue_116" to="indvar_flatten_next" fromId="116" toId="11">
</dataflow>
<dataflow id="118" from="exitcond_flatten" to="StgValue_12" fromId="10" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_119" to="r_1" fromId="119" toId="13">
</dataflow>
<dataflow id="121" from="r" to="r_1" fromId="8" toId="13">
</dataflow>
<dataflow id="122" from="c" to="exitcond" fromId="9" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_123" to="exitcond" fromId="123" toId="14">
</dataflow>
<dataflow id="125" from="exitcond" to="c_mid2" fromId="14" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_103" to="c_mid2" fromId="103" toId="15">
</dataflow>
<dataflow id="127" from="c" to="c_mid2" fromId="9" toId="15">
</dataflow>
<dataflow id="128" from="exitcond" to="tmp_mid2_v_v" fromId="14" toId="16">
</dataflow>
<dataflow id="129" from="r_1" to="tmp_mid2_v_v" fromId="13" toId="16">
</dataflow>
<dataflow id="130" from="r" to="tmp_mid2_v_v" fromId="8" toId="16">
</dataflow>
<dataflow id="131" from="tmp_mid2_v_v" to="tmp" fromId="16" toId="17">
</dataflow>
<dataflow id="132" from="c_mid2" to="tmp_2" fromId="15" toId="18">
</dataflow>
<dataflow id="134" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_mid2" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="tmp" to="tmp_mid2" fromId="17" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="tmp_mid2" fromId="136" toId="27">
</dataflow>
<dataflow id="138" from="c_mid2" to="c_cast2" fromId="15" toId="28">
</dataflow>
<dataflow id="139" from="c_cast2" to="tmp_9" fromId="28" toId="29">
</dataflow>
<dataflow id="140" from="tmp_mid2" to="tmp_9" fromId="27" toId="29">
</dataflow>
<dataflow id="141" from="tmp_9" to="tmp_s" fromId="29" toId="30">
</dataflow>
<dataflow id="142" from="input_r" to="input_addr" fromId="89" toId="31">
</dataflow>
<dataflow id="144" from="StgValue_143" to="input_addr" fromId="143" toId="31">
</dataflow>
<dataflow id="145" from="tmp_s" to="input_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="146" from="input_addr" to="input_load" fromId="31" toId="32">
</dataflow>
<dataflow id="147" from="tmp_2" to="StgValue_33" fromId="18" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_136" to="StgValue_33" fromId="136" toId="33">
</dataflow>
<dataflow id="150" from="StgValue_149" to="StgValue_33" fromId="149" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_151" to="StgValue_33" fromId="151" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_153" to="StgValue_33" fromId="153" toId="33">
</dataflow>
<dataflow id="156" from="StgValue_155" to="StgValue_33" fromId="155" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_157" to="StgValue_33" fromId="157" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_159" to="StgValue_33" fromId="159" toId="33">
</dataflow>
<dataflow id="161" from="c_mid2" to="c_1" fromId="15" toId="34">
</dataflow>
<dataflow id="162" from="StgValue_119" to="c_1" fromId="119" toId="34">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="StgValue_35" fromId="163" toId="35">
</dataflow>
<dataflow id="166" from="RD_Loop_Row_RD_Loop_s" to="StgValue_35" fromId="165" toId="35">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="167" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_169" to="empty_5" fromId="169" toId="36">
</dataflow>
<dataflow id="171" from="StgValue_169" to="empty_5" fromId="169" toId="36">
</dataflow>
<dataflow id="172" from="StgValue_169" to="empty_5" fromId="169" toId="36">
</dataflow>
<dataflow id="173" from="tmp_mid2_v_v" to="tmp_7_mid2" fromId="16" toId="37">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopName" to="StgValue_38" fromId="163" toId="38">
</dataflow>
<dataflow id="176" from="p_str11" to="StgValue_38" fromId="175" toId="38">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="177" toId="39">
</dataflow>
<dataflow id="179" from="p_str11" to="tmp_1" fromId="175" toId="39">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecPipeline" to="StgValue_40" fromId="180" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_182" to="StgValue_40" fromId="182" toId="40">
</dataflow>
<dataflow id="185" from="StgValue_184" to="StgValue_40" fromId="184" toId="40">
</dataflow>
<dataflow id="186" from="StgValue_184" to="StgValue_40" fromId="184" toId="40">
</dataflow>
<dataflow id="188" from="StgValue_187" to="StgValue_40" fromId="187" toId="40">
</dataflow>
<dataflow id="190" from="p_str1" to="StgValue_40" fromId="189" toId="40">
</dataflow>
<dataflow id="191" from="input_addr" to="input_load" fromId="31" toId="41">
</dataflow>
<dataflow id="192" from="buf_6" to="buf_6_addr" fromId="96" toId="42">
</dataflow>
<dataflow id="193" from="StgValue_143" to="buf_6_addr" fromId="143" toId="42">
</dataflow>
<dataflow id="194" from="tmp_7_mid2" to="buf_6_addr" fromId="37" toId="42">
</dataflow>
<dataflow id="195" from="input_load" to="StgValue_43" fromId="41" toId="43">
</dataflow>
<dataflow id="196" from="buf_6_addr" to="StgValue_43" fromId="42" toId="43">
</dataflow>
<dataflow id="197" from="buf_5" to="buf_5_addr" fromId="95" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_143" to="buf_5_addr" fromId="143" toId="44">
</dataflow>
<dataflow id="199" from="tmp_7_mid2" to="buf_5_addr" fromId="37" toId="44">
</dataflow>
<dataflow id="200" from="input_load" to="StgValue_45" fromId="41" toId="45">
</dataflow>
<dataflow id="201" from="buf_5_addr" to="StgValue_45" fromId="44" toId="45">
</dataflow>
<dataflow id="202" from="buf_4" to="buf_4_addr" fromId="94" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_143" to="buf_4_addr" fromId="143" toId="46">
</dataflow>
<dataflow id="204" from="tmp_7_mid2" to="buf_4_addr" fromId="37" toId="46">
</dataflow>
<dataflow id="205" from="input_load" to="StgValue_47" fromId="41" toId="47">
</dataflow>
<dataflow id="206" from="buf_4_addr" to="StgValue_47" fromId="46" toId="47">
</dataflow>
<dataflow id="207" from="buf_3" to="buf_3_addr" fromId="93" toId="48">
</dataflow>
<dataflow id="208" from="StgValue_143" to="buf_3_addr" fromId="143" toId="48">
</dataflow>
<dataflow id="209" from="tmp_7_mid2" to="buf_3_addr" fromId="37" toId="48">
</dataflow>
<dataflow id="210" from="input_load" to="StgValue_49" fromId="41" toId="49">
</dataflow>
<dataflow id="211" from="buf_3_addr" to="StgValue_49" fromId="48" toId="49">
</dataflow>
<dataflow id="212" from="buf_2" to="buf_2_addr" fromId="92" toId="50">
</dataflow>
<dataflow id="213" from="StgValue_143" to="buf_2_addr" fromId="143" toId="50">
</dataflow>
<dataflow id="214" from="tmp_7_mid2" to="buf_2_addr" fromId="37" toId="50">
</dataflow>
<dataflow id="215" from="input_load" to="StgValue_51" fromId="41" toId="51">
</dataflow>
<dataflow id="216" from="buf_2_addr" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="217" from="buf_1" to="buf_1_addr" fromId="91" toId="52">
</dataflow>
<dataflow id="218" from="StgValue_143" to="buf_1_addr" fromId="143" toId="52">
</dataflow>
<dataflow id="219" from="tmp_7_mid2" to="buf_1_addr" fromId="37" toId="52">
</dataflow>
<dataflow id="220" from="input_load" to="StgValue_53" fromId="41" toId="53">
</dataflow>
<dataflow id="221" from="buf_1_addr" to="StgValue_53" fromId="52" toId="53">
</dataflow>
<dataflow id="222" from="buf_0" to="buf_0_addr" fromId="90" toId="54">
</dataflow>
<dataflow id="223" from="StgValue_143" to="buf_0_addr" fromId="143" toId="54">
</dataflow>
<dataflow id="224" from="tmp_7_mid2" to="buf_0_addr" fromId="37" toId="54">
</dataflow>
<dataflow id="225" from="input_load" to="StgValue_55" fromId="41" toId="55">
</dataflow>
<dataflow id="226" from="buf_0_addr" to="StgValue_55" fromId="54" toId="55">
</dataflow>
<dataflow id="227" from="buf_7" to="buf_7_addr" fromId="97" toId="56">
</dataflow>
<dataflow id="228" from="StgValue_143" to="buf_7_addr" fromId="143" toId="56">
</dataflow>
<dataflow id="229" from="tmp_7_mid2" to="buf_7_addr" fromId="37" toId="56">
</dataflow>
<dataflow id="230" from="input_load" to="StgValue_57" fromId="41" toId="57">
</dataflow>
<dataflow id="231" from="buf_7_addr" to="StgValue_57" fromId="56" toId="57">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="232" toId="58">
</dataflow>
<dataflow id="234" from="p_str11" to="empty" fromId="175" toId="58">
</dataflow>
<dataflow id="235" from="tmp_1" to="empty" fromId="39" toId="58">
</dataflow>
<dataflow id="236" from="exitcond_flatten" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="237" from="tmp_2" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="238" from="exitcond_flatten" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="239" from="exitcond_flatten" to="StgValue_4" fromId="10" toId="4">
</dataflow>
<dataflow id="240" from="tmp_2" to="StgValue_4" fromId="18" toId="4">
</dataflow>
</dataflows>


</stg>
