Netlist file: reports/fpga/yoto_base_p/net/term1_k5_7.net Architecture file: arch/k5-n1.xml
Array size: 11 x 11 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
out_0:76	0	3	0	#0
out_1:75	5	0	0	#1
out_2:66	8	0	0	#2
out_3:65	9	0	0	#3
out_4:68	7	0	0	#4
out_5:32	12	4	0	#5
out_6:53	4	12	0	#6
out_7:60	10	12	0	#7
8	1	7	0	#8
9	1	8	0	#9
10	5	2	0	#10
11	4	3	0	#11
12	1	6	0	#12
13	4	4	0	#13
14	3	1	0	#14
out_15:40	0	10	0	#15
16	2	7	0	#16
17	1	2	0	#17
18	3	11	0	#18
19	3	12	0	#19
20	-1	0	0	#20
21	2	2	0	#21
22	1	0	0	#22
23	1	4	0	#23
24	6	0	0	#24
25	0	7	0	#25
26	-1	0	0	#26
out_27:13	0	4	0	#27
28	-1	0	0	#28
29	5	1	0	#29
30	-1	0	0	#30
31	-1	0	0	#31
32	7	4	0	#32
33	2	11	0	#33
34	-1	0	0	#34
35	-1	0	0	#35
36	-1	0	0	#36
37	-1	0	0	#37
38	5	12	0	#38
39	-1	0	0	#39
40	2	10	0	#40
41	3	2	0	#41
42	-1	0	0	#42
43	1	12	0	#43
44	1	10	0	#44
45	-1	0	0	#45
46	2	12	0	#46
47	9	2	0	#47
48	-1	0	0	#48
49	1	5	0	#49
50	10	0	0	#50
51	-1	0	0	#51
52	1	11	0	#52
53	5	11	0	#53
54	8	1	0	#54
55	-1	0	0	#55
56	6	2	0	#56
57	8	2	0	#57
58	6	3	0	#58
59	-1	0	0	#59
60	11	12	0	#60
61	7	3	0	#61
62	-1	0	0	#62
63	0	6	0	#63
64	-1	0	0	#64
65	8	3	0	#65
66	6	4	0	#66
67	2	1	0	#67
68	7	5	0	#68
69	-1	0	0	#69
70	-1	0	0	#70
71	-1	0	0	#71
72	7	2	0	#72
73	2	8	0	#73
74	10	1	0	#74
75	5	3	0	#75
76	3	3	0	#76
77	-1	0	0	#77
78	9	1	0	#78
79	1	3	0	#79
80	2	5	0	#80
81	4	2	0	#81
82	6	1	0	#82
83	10	2	0	#83
84	1	1	0	#84
85	2	6	0	#85
86	-1	0	0	#86
87	4	1	0	#87
88	5	4	0	#88
89	-1	0	0	#89
90	7	1	0	#90
