;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-21
	MOV -17, <-20
	DJN -1, @-20
	MOV @127, 106
	DJN -1, @-20
	SUB 0, @12
	CMP -700, -0
	MOV -17, <-20
	SUB 2, @0
	SUB -7, <-120
	SUB @127, @106
	SUB @-127, 100
	SUB 2, @0
	SUB #72, @250
	CMP -7, <-25
	SUB @127, @106
	ADD 210, 31
	ADD -1, <-20
	SLT #12, @10
	SUB @-127, 100
	JMZ 1, 40
	CMP 207, <-121
	MOV -17, <-20
	SUB #72, @250
	ADD -1, <-20
	JMZ <227, 105
	SUB #72, @200
	CMP -207, <-120
	MOV -7, <-20
	SLT 210, 31
	CMP -207, <-120
	JMZ 1, 40
	SUB #72, @250
	JMP 1, 40
	ADD -1, <-20
	SUB @121, 103
	MOV -7, <-25
	SUB @-127, 100
	CMP 1, 5
	ADD 210, 30
	CMP -207, <-120
	SUB 0, @12
	SUB -7, <-120
	DJN -1, @-20
	JMP @72, #201
	SUB #72, @250
	SUB #12, @10
	SUB 12, 0
	MOV -7, <-25
