#
# created by First Encounter v06.20-p006_1 on Fri Feb  1 10:14:49
#
VERSION 5.6 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN b04 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 20.140 ;
    DESIGN FE_CORE_BOX_UR_X REAL 47.157 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 20.020 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 45.220 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 134314 130440 ) ;

ROW CORE_ROW_0 Free_OMC_Si2_PDK45nm 40280 40040 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_1 Free_OMC_Si2_PDK45nm 40280 42840 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_2 Free_OMC_Si2_PDK45nm 40280 45640 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_3 Free_OMC_Si2_PDK45nm 40280 48440 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_4 Free_OMC_Si2_PDK45nm 40280 51240 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_5 Free_OMC_Si2_PDK45nm 40280 54040 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_6 Free_OMC_Si2_PDK45nm 40280 56840 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_7 Free_OMC_Si2_PDK45nm 40280 59640 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_8 Free_OMC_Si2_PDK45nm 40280 62440 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_9 Free_OMC_Si2_PDK45nm 40280 65240 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_10 Free_OMC_Si2_PDK45nm 40280 68040 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_11 Free_OMC_Si2_PDK45nm 40280 70840 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_12 Free_OMC_Si2_PDK45nm 40280 73640 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_13 Free_OMC_Si2_PDK45nm 40280 76440 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_14 Free_OMC_Si2_PDK45nm 40280 79240 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_15 Free_OMC_Si2_PDK45nm 40280 82040 N DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_16 Free_OMC_Si2_PDK45nm 40280 84840 FS DO 142 BY 1 STEP 380 0 ;
ROW CORE_ROW_17 Free_OMC_Si2_PDK45nm 40280 87640 N DO 142 BY 1 STEP 380 0 ;

TRACKS X 190 DO 353 STEP 380 LAYER M3 ;
TRACKS Y 140 DO 466 STEP 280 LAYER M3 ;
TRACKS Y 140 DO 466 STEP 280 LAYER M2 ;
TRACKS X 190 DO 353 STEP 380 LAYER M2 ;
TRACKS X 190 DO 353 STEP 380 LAYER M1 ;
TRACKS Y 140 DO 466 STEP 280 LAYER M1 ;

GCELLGRID X 133190 DO 2 STEP 1124 ;
GCELLGRID X 190 DO 36 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 128940 DO 2 STEP 1500 ;
GCELLGRID Y 140 DO 47 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 614 ;
- U541 AND2_X1 + PLACED ( 41800 68040 ) FS
 ;
- U542 INV_X1 + PLACED ( 40660 65240 ) FN
 ;
- U543 AND2_X1 + PLACED ( 44460 62440 ) FS
 ;
- U544 INV_X1 + PLACED ( 43320 62440 ) S
 ;
- U545 AND2_X1 + PLACED ( 47500 68040 ) FS
 ;
- U546 INV_X1 + PLACED ( 45600 68040 ) S
 ;
- U547 AND2_X1 + PLACED ( 46740 65240 ) N
 ;
- U548 INV_X1 + PLACED ( 44460 68040 ) S
 ;
- U549 AND2_X1 + PLACED ( 52060 73640 ) FS
 ;
- U550 INV_X1 + PLACED ( 42180 73640 ) S
 ;
- U551 AND2_X1 + PLACED ( 51300 59640 ) N
 ;
- U552 INV_X1 + PLACED ( 50160 59640 ) FN
 ;
- U553 AND2_X1 + PLACED ( 46740 59640 ) N
 ;
- U554 INV_X1 + PLACED ( 43320 59640 ) FN
 ;
- U555 AND2_X1 + PLACED ( 57380 48440 ) FN
 ;
- U556 INV_X1 + PLACED ( 60040 40040 ) FS
 ;
- U557 AND2_X1 + PLACED ( 44840 51240 ) FS
 ;
- U558 INV_X1 + PLACED ( 40660 51240 ) S
 ;
- U559 AND2_X1 + PLACED ( 45220 48440 ) N
 ;
- U560 INV_X1 + PLACED ( 40660 45640 ) S
 ;
- U561 AND2_X1 + PLACED ( 54720 42840 ) N
 ;
- U562 INV_X1 + PLACED ( 55100 40040 ) FS
 ;
- U563 AND2_X1 + PLACED ( 74860 40040 ) S
 ;
- U564 INV_X1 + PLACED ( 77140 40040 ) FS
 ;
- U565 AND2_X1 + PLACED ( 80180 45640 ) S
 ;
- U566 INV_X1 + PLACED ( 82080 48440 ) N
 ;
- U567 AND2_X1 + PLACED ( 76760 42840 ) FN
 ;
- U568 INV_X1 + PLACED ( 79040 40040 ) FS
 ;
- U569 AND2_X1 + PLACED ( 71820 42840 ) N
 ;
- U570 INV_X1 + PLACED ( 72200 40040 ) FS
 ;
- U571 AND2_X1 + PLACED ( 56620 45640 ) S
 ;
- U572 INV_X1 + PLACED ( 60040 45640 ) FS
 ;
- U573 AND2_X1 + PLACED ( 41420 48440 ) N
 ;
- U574 INV_X1 + PLACED ( 40280 48440 ) FN
 ;
- U575 AND2_X1 + PLACED ( 41420 40040 ) FS
 ;
- U576 INV_X1 + PLACED ( 40280 40040 ) S
 ;
- U577 AND2_X1 + PLACED ( 49400 40040 ) FS
 ;
- U578 INV_X1 + PLACED ( 46360 40040 ) S
 ;
- U579 AND2_X1 + PLACED ( 80180 42840 ) N
 ;
- U580 INV_X1 + PLACED ( 80560 40040 ) FS
 ;
- U581 AND2_X1 + PLACED ( 88920 45640 ) S
 ;
- U582 INV_X1 + PLACED ( 93480 45640 ) FS
 ;
- U583 AND2_X1 + PLACED ( 83600 42840 ) FN
 ;
- U584 INV_X1 + PLACED ( 90440 40040 ) FS
 ;
- U585 AND2_X1 + PLACED ( 66880 45640 ) FS
 ;
- U586 INV_X1 + PLACED ( 67260 40040 ) FS
 ;
- U587 AND2_X1 + PLACED ( 57760 40040 ) FS
 ;
- U588 INV_X1 + PLACED ( 56620 40040 ) S
 ;
- U589 AND2_X1 + PLACED ( 44840 45640 ) FS
 ;
- U590 INV_X1 + PLACED ( 42940 42840 ) FN
 ;
- U591 AND2_X1 + PLACED ( 43700 42840 ) N
 ;
- U592 INV_X1 + PLACED ( 40660 42840 ) FN
 ;
- U593 AND2_X1 + PLACED ( 51680 42840 ) FN
 ;
- U594 INV_X1 + PLACED ( 52440 40040 ) S
 ;
- U595 AND2_X1 + PLACED ( 83600 40040 ) S
 ;
- U596 INV_X1 + PLACED ( 88160 40040 ) FS
 ;
- U597 AND2_X1 + PLACED ( 87020 45640 ) FS
 ;
- U598 INV_X1 + PLACED ( 87020 40040 ) FS
 ;
- U599 AND2_X1 + PLACED ( 92720 40040 ) FS
 ;
- U600 INV_X1 + PLACED ( 91580 40040 ) S
 ;
- U601 AND2_X1 + PLACED ( 68400 40040 ) S
 ;
- U602 INV_X1 + PLACED ( 70300 40040 ) FS
 ;
- U603 AND2_X1 + PLACED ( 63460 42840 ) N
 ;
- U604 INV_X1 + PLACED ( 63840 40040 ) FS
 ;
- U605 AND2_X1 + PLACED ( 51680 48440 ) N
 ;
- U606 INV_X1 + PLACED ( 50920 48440 ) FN
 ;
- U607 AND2_X1 + PLACED ( 47880 42840 ) FN
 ;
- U608 INV_X1 + PLACED ( 48640 40040 ) S
 ;
- U609 AND2_X1 + PLACED ( 48260 45640 ) FS
 ;
- U610 INV_X1 + PLACED ( 41800 42840 ) FN
 ;
- U611 AND2_X1 + PLACED ( 85120 48440 ) FN
 ;
- U612 INV_X1 + PLACED ( 92340 48440 ) N
 ;
- U613 AND2_X1 + PLACED ( 92340 51240 ) S
 ;
- U614 INV_X1 + PLACED ( 93480 54040 ) N
 ;
- U615 AND2_X1 + PLACED ( 90440 48440 ) FN
 ;
- U616 INV_X1 + PLACED ( 93480 48440 ) N
 ;
- U617 AND2_X1 + PLACED ( 78280 48440 ) N
 ;
- U618 INV_X1 + PLACED ( 79040 42840 ) N
 ;
- U619 AND2_X1 + PLACED ( 64980 48440 ) N
 ;
- U620 INV_X1 + PLACED ( 63840 45640 ) S
 ;
- U621 AND2_X1 + PLACED ( 41420 54040 ) N
 ;
- U622 INV_X1 + PLACED ( 40660 56840 ) S
 ;
- U623 AND2_X1 + PLACED ( 49020 51240 ) FS
 ;
- U624 INV_X1 + PLACED ( 44080 54040 ) FN
 ;
- U625 AND2_X1 + PLACED ( 47880 54040 ) N
 ;
- U626 INV_X1 + PLACED ( 40280 54040 ) FN
 ;
- U627 AND2_X1 + PLACED ( 60040 48440 ) FN
 ;
- U628 INV_X1 + PLACED ( 61940 48440 ) N
 ;
- U629 AND2_X1 + PLACED ( 64600 51240 ) S
 ;
- U630 INV_X1 + PLACED ( 65740 45640 ) FS
 ;
- U631 AND2_X1 + PLACED ( 55100 54040 ) FN
 ;
- U632 INV_X1 + PLACED ( 56240 48440 ) N
 ;
- U633 AND2_X1 + PLACED ( 54720 51240 ) FS
 ;
- U634 INV_X1 + PLACED ( 54720 48440 ) N
 ;
- U635 AND2_X1 + PLACED ( 63080 51240 ) S
 ;
- U636 INV_X1 + PLACED ( 65740 40040 ) FS
 ;
- U637 AND2_X1 + PLACED ( 81700 87640 ) FN
 ;
- U638 INV_X1 + PLACED ( 84740 87640 ) N
 ;
- U639 AND2_X1 + PLACED ( 80180 87640 ) FN
 ;
- U640 INV_X1 + PLACED ( 83600 87640 ) N
 ;
- U641 AND2_X1 + PLACED ( 90820 84840 ) S
 ;
- U642 INV_X1 + PLACED ( 93100 84840 ) FS
 ;
- U643 AND2_X1 + PLACED ( 90440 76440 ) FN
 ;
- U644 INV_X1 + PLACED ( 93480 76440 ) N
 ;
- U645 AND2_X1 + PLACED ( 90440 73640 ) S
 ;
- U646 INV_X1 + PLACED ( 93480 73640 ) FS
 ;
- U647 AND2_X1 + PLACED ( 92340 65240 ) FN
 ;
- U648 INV_X1 + PLACED ( 93480 68040 ) FS
 ;
- U649 AND2_X1 + PLACED ( 90820 59640 ) N
 ;
- U650 INV_X1 + PLACED ( 90440 62440 ) S
 ;
- U651 AND2_X1 + PLACED ( 88920 56840 ) S
 ;
- U652 INV_X1 + PLACED ( 93480 56840 ) FS
 ;
- U653 AND2_X1 + PLACED ( 90060 87640 ) FN
 ;
- U654 INV_X1 + PLACED ( 93100 87640 ) N
 ;
- U655 AND2_X1 + PLACED ( 85120 84840 ) S
 ;
- U656 INV_X1 + PLACED ( 87020 87640 ) N
 ;
- U657 AND2_X1 + PLACED ( 87400 84840 ) S
 ;
- U658 INV_X1 + PLACED ( 91960 87640 ) N
 ;
- U659 AND2_X1 + PLACED ( 91580 79240 ) S
 ;
- U660 INV_X1 + PLACED ( 93480 79240 ) FS
 ;
- U661 AND2_X1 + PLACED ( 87400 73640 ) S
 ;
- U662 INV_X1 + PLACED ( 91200 70840 ) N
 ;
- U663 AND2_X1 + PLACED ( 88540 68040 ) S
 ;
- U664 INV_X1 + PLACED ( 90820 68040 ) FS
 ;
- U665 AND2_X1 + PLACED ( 91580 62440 ) S
 ;
- U666 INV_X1 + PLACED ( 93480 62440 ) FS
 ;
- U667 AND2_X1 + PLACED ( 89300 54040 ) FN
 ;
- U668 INV_X1 + PLACED ( 92340 54040 ) N
 ;
- U670 OR2_X1 + PLACED ( 73340 51240 ) FS
 ;
- U671 INV_X1 + PLACED ( 71820 48440 ) FN
 ;
- U672 INV_X1 + PLACED ( 73340 48440 ) N
 ;
- U673 INV_X1 + PLACED ( 68780 79240 ) FS
 ;
- U674 INV_X1 + PLACED ( 89300 48440 ) N
 ;
- U675 NAND2_X1 + PLACED ( 88920 51240 ) S
 ;
- U676 NAND2_X1 + PLACED ( 87780 54040 ) FN
 ;
- U677 NAND2_X1 + PLACED ( 90820 65240 ) FN
 ;
- U678 NAND2_X1 + PLACED ( 92340 56840 ) FS
 ;
- U679 NAND2_X1 + PLACED ( 87400 65240 ) FN
 ;
- U680 NAND2_X1 + PLACED ( 88920 70840 ) N
 ;
- U681 NAND2_X1 + PLACED ( 87400 76440 ) FN
 ;
- U682 NAND2_X1 + PLACED ( 87400 70840 ) N
 ;
- U683 NAND2_X1 + PLACED ( 92340 76440 ) N
 ;
- U684 NAND2_X1 + PLACED ( 92720 82040 ) N
 ;
- U685 NAND2_X1 + PLACED ( 88920 82040 ) N
 ;
- U686 NAND2_X1 + PLACED ( 87780 87640 ) N
 ;
- U687 NAND2_X1 + PLACED ( 82080 84840 ) S
 ;
- U688 NAND2_X1 + PLACED ( 83600 84840 ) S
 ;
- U689 NAND2_X1 + PLACED ( 85880 87640 ) FN
 ;
- U690 NAND2_X1 + PLACED ( 88920 87640 ) FN
 ;
- U691 INV_X1 + PLACED ( 91200 54040 ) N
 ;
- U692 NAND2_X1 + PLACED ( 83220 54040 ) FN
 ;
- U693 NAND2_X1 + PLACED ( 83600 51240 ) FS
 ;
- U694 NOR2_X1 + PLACED ( 80560 51240 ) S
 ;
- U695 NAND2_X1 + PLACED ( 90820 56840 ) FS
 ;
- U696 NAND2_X1 + PLACED ( 87400 56840 ) S
 ;
- U697 NAND2_X1 + PLACED ( 92720 59640 ) N
 ;
- U698 NAND2_X1 + PLACED ( 89300 59640 ) FN
 ;
- U699 NAND2_X1 + PLACED ( 91960 68040 ) S
 ;
- U700 NAND2_X1 + PLACED ( 88920 65240 ) FN
 ;
- U701 NAND2_X1 + PLACED ( 92340 73640 ) FS
 ;
- U702 NAND2_X1 + PLACED ( 89300 73640 ) S
 ;
- U703 NAND2_X1 + PLACED ( 90060 79240 ) S
 ;
- U704 NAND2_X1 + PLACED ( 88920 76440 ) FN
 ;
- U705 NAND2_X1 + PLACED ( 90820 82040 ) FN
 ;
- U706 NAND2_X1 + PLACED ( 89300 84840 ) S
 ;
- U707 NAND2_X1 + PLACED ( 77900 87640 ) FN
 ;
- U708 NAND2_X1 + PLACED ( 80560 84840 ) FS
 ;
- U709 NAND2_X1 + PLACED ( 79040 87640 ) FN
 ;
- U710 NAND2_X1 + PLACED ( 81700 82040 ) N
 ;
- U711 INV_X1 + PLACED ( 87400 79240 ) FS
 ;
- U712 NAND2_X1 + PLACED ( 77520 54040 ) FN
 ;
- U713 NAND2_X1 + PLACED ( 79040 54040 ) N
 ;
- U714 NAND2_X1 + PLACED ( 80560 54040 ) N
 ;
- U715 NAND2_X1 + PLACED ( 80560 56840 ) S
 ;
- U716 NAND2_X1 + PLACED ( 82080 56840 ) FS
 ;
- U717 NAND2_X1 + PLACED ( 83600 56840 ) FS
 ;
- U718 NOR2_X1 + PLACED ( 78660 56840 ) S
 ;
- U719 NOR2_X1 + PLACED ( 80940 62440 ) FS
 ;
- U720 NOR2_X1 + PLACED ( 76760 65240 ) FN
 ;
- U721 NAND2_X1 + PLACED ( 78660 65240 ) N
 ;
- U722 NAND2_X1 + PLACED ( 77900 68040 ) S
 ;
- U723 NAND2_X1 + PLACED ( 79040 68040 ) FS
 ;
- U724 NOR2_X1 + PLACED ( 76000 70840 ) N
 ;
- U725 NOR2_X1 + PLACED ( 74860 70840 ) N
 ;
- U726 NOR2_X1 + PLACED ( 75240 73640 ) FS
 ;
- U727 NAND2_X1 + PLACED ( 73720 79240 ) S
 ;
- U728 NAND2_X1 + PLACED ( 70300 79240 ) S
 ;
- U729 NAND2_X1 + PLACED ( 71820 79240 ) FS
 ;
- U730 NOR2_X1 + PLACED ( 67260 84840 ) FS
 ;
- U731 NOR2_X1 + PLACED ( 65740 84840 ) S
 ;
- U732 NOR2_X1 + PLACED ( 67260 87640 ) FN
 ;
- U733 NAND2_X1 + PLACED ( 68780 87640 ) N
 ;
- U734 NAND2_X1 + PLACED ( 71820 87640 ) N
 ;
- U735 NOR2_X1 + PLACED ( 70300 87640 ) N
 ;
- U736 NOR2_X1 + PLACED ( 70300 84840 ) FS
 ;
- U737 NAND2_X1 + PLACED ( 68780 84840 ) FS
 ;
- U738 NOR2_X1 + PLACED ( 65360 87640 ) FN
 ;
- U739 NAND2_X1 + PLACED ( 73720 73640 ) S
 ;
- U740 NOR2_X1 + PLACED ( 75240 76440 ) FN
 ;
- U741 NAND2_X1 + PLACED ( 80560 65240 ) N
 ;
- U742 NOR2_X1 + PLACED ( 76380 68040 ) S
 ;
- U743 OR2_X1 + PLACED ( 80180 59640 ) FN
 ;
- U744 NOR2_X1 + PLACED ( 82080 54040 ) N
 ;
- U745 INV_X1 + PLACED ( 82080 51240 ) S
 ;
- U746 NAND2_X1 + PLACED ( 85500 51240 ) FS
 ;
- U747 AND2_X1 + PLACED ( 84740 54040 ) N
 ;
- U748 NAND2_X1 + PLACED ( 86260 54040 ) N
 ;
- U749 NOR2_X1 + PLACED ( 85500 56840 ) FS
 ;
- U750 NOR2_X1 + PLACED ( 85500 59640 ) N
 ;
- U751 NOR2_X1 + PLACED ( 82080 59640 ) N
 ;
- U752 AND2_X1 + PLACED ( 83600 59640 ) N
 ;
- U753 NAND2_X1 + PLACED ( 84740 65240 ) N
 ;
- U754 NAND2_X1 + PLACED ( 85880 65240 ) N
 ;
- U755 NAND2_X1 + PLACED ( 82080 68040 ) S
 ;
- U756 NAND2_X1 + PLACED ( 80560 68040 ) S
 ;
- U757 NOR2_X1 + PLACED ( 82080 70840 ) N
 ;
- U758 NOR2_X1 + PLACED ( 80560 70840 ) N
 ;
- U759 NOR2_X1 + PLACED ( 81700 73640 ) FS
 ;
- U760 NAND2_X1 + PLACED ( 78660 73640 ) S
 ;
- U761 NAND2_X1 + PLACED ( 78660 76440 ) N
 ;
- U762 NAND2_X1 + PLACED ( 76760 76440 ) FN
 ;
- U763 NOR2_X1 + PLACED ( 78660 79240 ) FS
 ;
- U764 NOR2_X1 + PLACED ( 76760 79240 ) S
 ;
- U765 NOR2_X1 + PLACED ( 78280 82040 ) N
 ;
- U766 NAND2_X1 + PLACED ( 76760 84840 ) S
 ;
- U767 NAND2_X1 + PLACED ( 76380 87640 ) FN
 ;
- U768 NOR2_X1 + PLACED ( 74860 84840 ) FS
 ;
- U769 NOR2_X1 + PLACED ( 74860 82040 ) N
 ;
- U770 NAND2_X1 + PLACED ( 78660 84840 ) FS
 ;
- U771 NOR2_X1 + PLACED ( 80180 82040 ) N
 ;
- U772 NAND2_X1 + PLACED ( 79040 70840 ) N
 ;
- U773 NOR2_X1 + PLACED ( 81700 76440 ) N
 ;
- U774 NAND2_X1 + PLACED ( 67260 51240 ) FS
 ;
- U775 NAND2_X1 + PLACED ( 60800 51240 ) S
 ;
- U776 NAND2_X1 + PLACED ( 70300 51240 ) FS
 ;
- U777 NAND2_X1 + PLACED ( 53200 51240 ) S
 ;
- U778 NAND2_X1 + PLACED ( 68020 54040 ) N
 ;
- U779 NAND2_X1 + PLACED ( 53580 54040 ) FN
 ;
- U780 NAND2_X1 + PLACED ( 68780 51240 ) FS
 ;
- U781 NAND2_X1 + PLACED ( 56620 51240 ) S
 ;
- U782 NAND2_X1 + PLACED ( 61940 51240 ) FS
 ;
- U783 NAND2_X1 + PLACED ( 59280 51240 ) S
 ;
- U784 NAND2_X1 + PLACED ( 49780 54040 ) N
 ;
- U785 NAND2_X1 + PLACED ( 46360 54040 ) FN
 ;
- U786 NAND2_X1 + PLACED ( 50920 51240 ) FS
 ;
- U787 NAND2_X1 + PLACED ( 47880 51240 ) S
 ;
- U788 NAND2_X1 + PLACED ( 52060 51240 ) FS
 ;
- U789 AND2_X1 + PLACED ( 71820 51240 ) FS
 ;
- U790 NAND2_X1 + PLACED ( 41800 56840 ) FS
 ;
- U791 NAND2_X1 + PLACED ( 71820 54040 ) N
 ;
- U792 NAND2_X1 + PLACED ( 70300 54040 ) FN
 ;
- U793 NAND2_X1 + PLACED ( 73720 54040 ) N
 ;
- U794 NAND2_X1 + PLACED ( 63080 48440 ) FN
 ;
- U795 NAND2_X1 + PLACED ( 66120 51240 ) FS
 ;
- U796 NAND2_X1 + PLACED ( 76760 48440 ) FN
 ;
- U797 NAND2_X1 + PLACED ( 79040 51240 ) FS
 ;
- U798 NAND2_X1 + PLACED ( 90820 42840 ) N
 ;
- U799 NAND2_X1 + PLACED ( 87400 51240 ) S
 ;
- U800 NAND2_X1 + PLACED ( 91960 45640 ) S
 ;
- U801 NAND2_X1 + PLACED ( 90820 51240 ) S
 ;
- U802 NAND2_X1 + PLACED ( 85500 45640 ) FS
 ;
- U803 NAND2_X1 + PLACED ( 83600 48440 ) FN
 ;
- U804 NAND2_X1 + PLACED ( 50160 45640 ) FS
 ;
- U805 NAND2_X1 + PLACED ( 49400 48440 ) N
 ;
- U806 NAND2_X1 + PLACED ( 46360 42840 ) FN
 ;
- U807 NAND2_X1 + PLACED ( 51680 45640 ) FS
 ;
- U808 NAND2_X1 + PLACED ( 48260 48440 ) FN
 ;
- U809 NAND2_X1 + PLACED ( 53200 48440 ) N
 ;
- U810 NAND2_X1 + PLACED ( 61560 42840 ) FN
 ;
- U811 NAND2_X1 + PLACED ( 65360 42840 ) N
 ;
- U812 NAND2_X1 + PLACED ( 68020 42840 ) FN
 ;
- U813 NAND2_X1 + PLACED ( 70300 42840 ) N
 ;
- U814 NAND2_X1 + PLACED ( 89300 40040 ) S
 ;
- U815 NAND2_X1 + PLACED ( 92720 42840 ) FN
 ;
- U816 NAND2_X1 + PLACED ( 87400 42840 ) N
 ;
- U817 NAND2_X1 + PLACED ( 90440 45640 ) FS
 ;
- U818 NAND2_X1 + PLACED ( 81700 40040 ) S
 ;
- U819 NAND2_X1 + PLACED ( 85500 40040 ) FS
 ;
- U820 NAND2_X1 + PLACED ( 49400 42840 ) FN
 ;
- U821 NAND2_X1 + PLACED ( 50540 42840 ) FN
 ;
- U822 NAND2_X1 + PLACED ( 44840 40040 ) FS
 ;
- U823 NAND2_X1 + PLACED ( 45220 42840 ) N
 ;
- U824 NAND2_X1 + PLACED ( 43320 45640 ) S
 ;
- U825 NAND2_X1 + PLACED ( 46740 45640 ) FS
 ;
- U826 NAND2_X1 + PLACED ( 57380 42840 ) FN
 ;
- U827 NAND2_X1 + PLACED ( 61560 40040 ) FS
 ;
- U828 NAND2_X1 + PLACED ( 68780 45640 ) FS
 ;
- U829 NAND2_X1 + PLACED ( 68020 48440 ) N
 ;
- U830 NAND2_X1 + PLACED ( 78660 45640 ) S
 ;
- U831 NAND2_X1 + PLACED ( 85500 42840 ) N
 ;
- U832 NAND2_X1 + PLACED ( 83600 45640 ) S
 ;
- U833 NAND2_X1 + PLACED ( 88920 42840 ) N
 ;
- U834 NAND2_X1 + PLACED ( 73720 42840 ) FN
 ;
- U835 NAND2_X1 + PLACED ( 82080 42840 ) N
 ;
- U836 NAND2_X1 + PLACED ( 53580 40040 ) FS
 ;
- U837 NAND2_X1 + PLACED ( 51300 40040 ) FS
 ;
- U838 NAND2_X1 + PLACED ( 41800 45640 ) FS
 ;
- U839 NAND2_X1 + PLACED ( 43320 40040 ) FS
 ;
- U840 NAND2_X1 + PLACED ( 41800 51240 ) FS
 ;
- U841 NAND2_X1 + PLACED ( 42940 48440 ) N
 ;
- U842 NAND2_X1 + PLACED ( 58520 45640 ) FS
 ;
- U843 NAND2_X1 + PLACED ( 53200 45640 ) S
 ;
- U844 NAND2_X1 + PLACED ( 71820 45640 ) FS
 ;
- U845 NAND2_X1 + PLACED ( 73720 45640 ) FS
 ;
- U846 NAND2_X1 + PLACED ( 74860 48440 ) FN
 ;
- U847 NAND2_X1 + PLACED ( 76760 45640 ) S
 ;
- U848 NAND2_X1 + PLACED ( 80560 48440 ) N
 ;
- U849 NAND2_X1 + PLACED ( 82080 45640 ) FS
 ;
- U850 NAND2_X1 + PLACED ( 75240 42840 ) N
 ;
- U851 NAND2_X1 + PLACED ( 73340 40040 ) S
 ;
- U852 NAND2_X1 + PLACED ( 55100 62440 ) FS
 ;
- U853 NAND2_X1 + PLACED ( 53200 42840 ) FN
 ;
- U854 NAND2_X1 + PLACED ( 46740 48440 ) N
 ;
- U855 NAND2_X1 + PLACED ( 44080 48440 ) FN
 ;
- U856 NAND2_X1 + PLACED ( 45220 54040 ) N
 ;
- U857 NAND2_X1 + PLACED ( 43320 51240 ) S
 ;
- U858 NAND2_X1 + PLACED ( 60040 42840 ) N
 ;
- U859 NOR2_X1 + PLACED ( 58140 54040 ) N
 ;
- U860 NOR2_X1 + PLACED ( 58140 56840 ) FS
 ;
- U861 NOR2_X1 + PLACED ( 56620 56840 ) FS
 ;
- U862 INV_X1 + PLACED ( 57000 54040 ) FN
 ;
- U863 NOR2_X1 + PLACED ( 49780 56840 ) S
 ;
- U864 NOR2_X1 + PLACED ( 51680 56840 ) FS
 ;
- U865 INV_X1 + PLACED ( 52060 54040 ) FN
 ;
- U866 NOR2_X1 + PLACED ( 48260 62440 ) S
 ;
- U867 NAND2_X1 + PLACED ( 49780 62440 ) FS
 ;
- U868 NAND2_X1 + PLACED ( 48260 65240 ) N
 ;
- U869 INV_X1 + PLACED ( 50160 68040 ) S
 ;
- U870 NOR2_X1 + PLACED ( 48640 59640 ) N
 ;
- U871 AND2_X1 + PLACED ( 40280 59640 ) FN
 ;
- U872 NOR2_X1 + PLACED ( 57380 59640 ) N
 ;
- U873 NOR2_X1 + PLACED ( 53580 59640 ) N
 ;
- U874 NAND2_X1 + PLACED ( 53580 62440 ) FS
 ;
- U875 NAND2_X1 + PLACED ( 52060 65240 ) FN
 ;
- U876 XOR2_X1 + PLACED ( 49400 65240 ) N
 ;
- U877 XOR2_X1 + PLACED ( 50920 68040 ) FS
 ;
- U878 NAND2_X1 + PLACED ( 55100 65240 ) N
 ;
- U879 AND2_X1 + PLACED ( 56620 65240 ) N
 ;
- U880 NAND2_X1 + PLACED ( 58520 65240 ) N
 ;
- U881 INV_X1 + PLACED ( 60420 65240 ) FN
 ;
- U882 NOR2_X1 + PLACED ( 59660 68040 ) S
 ;
- U883 NOR2_X1 + PLACED ( 60800 68040 ) FS
 ;
- U884 NAND2_X1 + PLACED ( 61560 65240 ) N
 ;
- U885 NAND2_X1 + PLACED ( 73720 62440 ) FS
 ;
- U886 NAND2_X1 + PLACED ( 75240 62440 ) FS
 ;
- U887 XOR2_X1 + PLACED ( 76380 59640 ) FN
 ;
- U888 NAND2_X1 + PLACED ( 76380 62440 ) FS
 ;
- U889 XOR2_X1 + PLACED ( 77520 62440 ) FS
 ;
- U890 NAND2_X1 + PLACED ( 75240 59640 ) FN
 ;
- U891 OR2_X1 + PLACED ( 73340 59640 ) FN
 ;
- U892 NAND2_X1 + PLACED ( 72200 62440 ) S
 ;
- U893 INV_X1 + PLACED ( 72200 56840 ) FS
 ;
- U894 NOR2_X1 + PLACED ( 63080 65240 ) N
 ;
- U895 NOR2_X1 + PLACED ( 61940 68040 ) FS
 ;
- U896 NOR2_X1 + PLACED ( 53580 56840 ) FS
 ;
- U897 INV_X1 + PLACED ( 55100 56840 ) FS
 ;
- U898 NOR2_X1 + PLACED ( 51680 62440 ) FS
 ;
- U899 AND2_X1 + PLACED ( 41800 62440 ) S
 ;
- U900 NOR2_X1 + PLACED ( 58140 62440 ) FS
 ;
- U901 NOR2_X1 + PLACED ( 55100 70840 ) N
 ;
- U902 NAND2_X1 + PLACED ( 53580 70840 ) FN
 ;
- U903 NAND2_X1 + PLACED ( 50920 70840 ) FN
 ;
- U904 NOR2_X1 + PLACED ( 50920 73640 ) FS
 ;
- U905 NOR2_X1 + PLACED ( 49400 73640 ) FS
 ;
- U906 NOR2_X1 + PLACED ( 46740 73640 ) FS
 ;
- U907 AND2_X1 + PLACED ( 44840 73640 ) S
 ;
- U908 NOR2_X1 + PLACED ( 48260 73640 ) S
 ;
- U909 NOR2_X1 + PLACED ( 49780 76440 ) FN
 ;
- U910 AND2_X1 + PLACED ( 50920 79240 ) FS
 ;
- U911 NOR2_X1 + PLACED ( 51680 76440 ) FN
 ;
- U912 NAND2_X1 + PLACED ( 55100 73640 ) FS
 ;
- U913 XOR2_X1 + PLACED ( 55860 68040 ) S
 ;
- U914 INV_X1 + PLACED ( 59660 70840 ) FN
 ;
- U915 NAND2_X1 + PLACED ( 60040 73640 ) S
 ;
- U916 NAND2_X1 + PLACED ( 58520 73640 ) S
 ;
- U917 OR2_X1 + PLACED ( 56620 73640 ) S
 ;
- U918 NAND2_X1 + PLACED ( 61560 73640 ) FS
 ;
- U919 NOR2_X1 + PLACED ( 58520 68040 ) S
 ;
- U920 NOR2_X1 + PLACED ( 63460 68040 ) S
 ;
- U921 OR2_X1 + PLACED ( 63460 70840 ) N
 ;
- U922 NOR2_X1 + PLACED ( 65360 70840 ) N
 ;
- U923 NOR2_X1 + PLACED ( 65360 68040 ) FS
 ;
- U924 AND2_X1 + PLACED ( 66880 68040 ) FS
 ;
- U925 NAND2_X1 + PLACED ( 74100 68040 ) FS
 ;
- U926 NAND2_X1 + PLACED ( 75240 65240 ) N
 ;
- U927 NAND2_X1 + PLACED ( 75240 68040 ) FS
 ;
- U928 NOR2_X1 + PLACED ( 68780 68040 ) FS
 ;
- U929 NOR2_X1 + PLACED ( 68020 62440 ) S
 ;
- U930 NOR2_X1 + PLACED ( 72960 68040 ) FS
 ;
- U931 NOR2_X1 + PLACED ( 55100 59640 ) N
 ;
- U932 INV_X1 + PLACED ( 55480 48440 ) FN
 ;
- U933 NOR2_X1 + PLACED ( 53580 73640 ) FS
 ;
- U934 AND2_X1 + PLACED ( 40280 73640 ) S
 ;
- U935 NOR2_X1 + PLACED ( 56620 70840 ) N
 ;
- U936 NOR2_X1 + PLACED ( 53580 65240 ) N
 ;
- U937 NAND2_X1 + PLACED ( 53580 68040 ) FS
 ;
- U938 NAND2_X1 + PLACED ( 49400 70840 ) FN
 ;
- U939 XOR2_X1 + PLACED ( 46740 70840 ) N
 ;
- U940 AND2_X1 + PLACED ( 46360 76440 ) FN
 ;
- U941 NAND2_X1 + PLACED ( 46360 79240 ) S
 ;
- U942 NOR2_X1 + PLACED ( 47500 79240 ) S
 ;
- U943 NAND2_X1 + PLACED ( 48260 76440 ) N
 ;
- U944 NAND2_X1 + PLACED ( 49400 79240 ) FS
 ;
- U945 NAND2_X1 + PLACED ( 54720 68040 ) FS
 ;
- U946 INV_X1 + PLACED ( 58520 70840 ) FN
 ;
- U947 XOR2_X1 + PLACED ( 60420 70840 ) FN
 ;
- U948 NAND2_X1 + PLACED ( 70300 73640 ) FS
 ;
- U949 NAND2_X1 + PLACED ( 76760 73640 ) FS
 ;
- U950 INV_X1 + PLACED ( 80560 73640 ) S
 ;
- U951 NAND2_X1 + PLACED ( 71820 73640 ) FS
 ;
- U952 INV_X1 + PLACED ( 73720 70840 ) N
 ;
- U953 XOR2_X1 + PLACED ( 63080 73640 ) S
 ;
- U954 NAND2_X1 + PLACED ( 58140 79240 ) FS
 ;
- U955 NAND2_X1 + PLACED ( 60040 79240 ) FS
 ;
- U956 OR2_X1 + PLACED ( 61560 79240 ) FS
 ;
- U957 NAND2_X1 + PLACED ( 56620 79240 ) S
 ;
- U958 NAND2_X1 + PLACED ( 66880 73640 ) FS
 ;
- U959 OR2_X1 + PLACED ( 68400 73640 ) FS
 ;
- U960 NAND2_X1 + PLACED ( 67260 70840 ) N
 ;
- U961 INV_X1 + PLACED ( 68780 70840 ) FN
 ;
- U962 NOR2_X1 + PLACED ( 56240 59640 ) N
 ;
- U963 INV_X1 + PLACED ( 58140 51240 ) S
 ;
- U964 NOR2_X1 + PLACED ( 46740 62440 ) FS
 ;
- U965 AND2_X1 + PLACED ( 45220 65240 ) FN
 ;
- U966 NOR2_X1 + PLACED ( 56620 62440 ) FS
 ;
- U967 NOR2_X1 + PLACED ( 46360 68040 ) FS
 ;
- U968 NAND2_X1 + PLACED ( 44840 70840 ) FN
 ;
- U969 NAND2_X1 + PLACED ( 43320 70840 ) FN
 ;
- U970 NOR2_X1 + PLACED ( 41800 70840 ) N
 ;
- U971 NOR2_X1 + PLACED ( 40660 79240 ) S
 ;
- U972 INV_X1 + PLACED ( 40660 70840 ) N
 ;
- U973 NAND2_X1 + PLACED ( 40660 76440 ) N
 ;
- U974 XOR2_X1 + PLACED ( 43700 79240 ) S
 ;
- U975 NOR2_X1 + PLACED ( 40280 82040 ) N
 ;
- U976 NAND2_X1 + PLACED ( 44840 76440 ) FN
 ;
- U977 INV_X1 + PLACED ( 48640 79240 ) S
 ;
- U978 XOR2_X1 + PLACED ( 60040 76440 ) N
 ;
- U979 NAND2_X1 + PLACED ( 63080 79240 ) FS
 ;
- U980 NAND2_X1 + PLACED ( 67260 79240 ) FS
 ;
- U981 NAND2_X1 + PLACED ( 63080 76440 ) FN
 ;
- U982 XOR2_X1 + PLACED ( 57380 76440 ) N
 ;
- U983 NAND2_X1 + PLACED ( 52060 82040 ) FN
 ;
- U984 NAND2_X1 + PLACED ( 49400 82040 ) FN
 ;
- U985 OR2_X1 + PLACED ( 47120 82040 ) FN
 ;
- U986 NAND2_X1 + PLACED ( 50920 82040 ) FN
 ;
- U987 NAND2_X1 + PLACED ( 65740 76440 ) N
 ;
- U988 NAND2_X1 + PLACED ( 70300 76440 ) N
 ;
- U989 NAND2_X1 + PLACED ( 65740 73640 ) FS
 ;
- U990 NOR2_X1 + PLACED ( 48260 56840 ) S
 ;
- U991 INV_X1 + PLACED ( 47500 56840 ) FS
 ;
- U992 NOR2_X1 + PLACED ( 49020 68040 ) FS
 ;
- U993 AND2_X1 + PLACED ( 40280 68040 ) S
 ;
- U994 NOR2_X1 + PLACED ( 52060 70840 ) N
 ;
- U995 NOR2_X1 + PLACED ( 44080 59640 ) N
 ;
- U996 NAND2_X1 + PLACED ( 42940 82040 ) FN
 ;
- U997 NAND2_X1 + PLACED ( 42940 84840 ) FS
 ;
- U998 XOR2_X1 + PLACED ( 40280 84840 ) FS
 ;
- U999 NOR2_X1 + PLACED ( 40280 87640 ) FN
 ;
- U1000 AND2_X1 + PLACED ( 41420 87640 ) N
 ;
- U1001 NOR2_X1 + PLACED ( 45600 84840 ) S
 ;
- U1002 NAND2_X1 + PLACED ( 45220 82040 ) N
 ;
- U1003 XOR2_X1 + PLACED ( 46740 87640 ) N
 ;
- U1004 NAND2_X1 + PLACED ( 54720 84840 ) FS
 ;
- U1005 NAND2_X1 + PLACED ( 63080 84840 ) FS
 ;
- U1006 INV_X1 + PLACED ( 80560 79240 ) S
 ;
- U1007 NAND2_X1 + PLACED ( 61940 84840 ) FS
 ;
- U1008 INV_X1 + PLACED ( 62320 82040 ) N
 ;
- U1009 XOR2_X1 + PLACED ( 46740 84840 ) S
 ;
- U1010 NAND2_X1 + PLACED ( 50160 84840 ) S
 ;
- U1011 NAND2_X1 + PLACED ( 49400 87640 ) FN
 ;
- U1012 OR2_X1 + PLACED ( 50920 87640 ) N
 ;
- U1013 NAND2_X1 + PLACED ( 52440 87640 ) N
 ;
- U1014 INV_X1 + PLACED ( 49400 84840 ) S
 ;
- U1015 NAND2_X1 + PLACED ( 53580 82040 ) N
 ;
- U1016 OR2_X1 + PLACED ( 61940 87640 ) N
 ;
- U1017 NAND2_X1 + PLACED ( 55100 82040 ) N
 ;
- U1018 INV_X1 + PLACED ( 52820 79240 ) FS
 ;
- U1019 NOR2_X1 + PLACED ( 42940 56840 ) S
 ;
- U1020 INV_X1 + PLACED ( 42940 54040 ) N
 ;
- U1021 NOR2_X1 + PLACED ( 45220 59640 ) N
 ;
- U1022 AND2_X1 + PLACED ( 41800 59640 ) FN
 ;
- U1023 NOR2_X1 + PLACED ( 46360 56840 ) FS
 ;
- U1024 NOR2_X1 + PLACED ( 43320 68040 ) FS
 ;
- U1025 NAND2_X1 + PLACED ( 43320 76440 ) N
 ;
- U1026 NAND2_X1 + PLACED ( 41800 82040 ) FN
 ;
- U1027 AND2_X1 + PLACED ( 59660 62440 ) FS
 ;
- U1028 NAND2_X1 + PLACED ( 65360 62440 ) FS
 ;
- U1029 NAND2_X1 + PLACED ( 65360 54040 ) FN
 ;
- U1030 NOR2_X1 + PLACED ( 63080 54040 ) N
 ;
- U1031 NOR2_X1 + PLACED ( 65360 56840 ) S
 ;
- U1032 AND2_X1 + PLACED ( 44080 84840 ) FS
 ;
- U1033 NAND2_X1 + PLACED ( 45220 87640 ) N
 ;
- U1034 OR2_X1 + PLACED ( 43320 87640 ) N
 ;
- U1035 AND2_X1 + PLACED ( 59280 87640 ) N
 ;
- U1036 NOR2_X1 + PLACED ( 60800 84840 ) FS
 ;
- U1037 NOR2_X1 + PLACED ( 60800 87640 ) FN
 ;
- U1038 OR2_X1 + PLACED ( 74860 87640 ) N
 ;
- U1039 NOR2_X1 + PLACED ( 61180 82040 ) N
 ;
- U1040 OR2_X1 + PLACED ( 54340 76440 ) FN
 ;
- U1041 NAND2_X1 + PLACED ( 44080 82040 ) N
 ;
- U1042 XOR2_X1 + PLACED ( 51680 84840 ) S
 ;
- U1043 NAND2_X1 + PLACED ( 64220 82040 ) N
 ;
- U1044 NAND2_X1 + PLACED ( 65740 82040 ) N
 ;
- U1045 NAND2_X1 + PLACED ( 67260 82040 ) N
 ;
- U1046 XOR2_X1 + PLACED ( 54340 87640 ) N
 ;
- U1047 NAND2_X1 + PLACED ( 59660 84840 ) FS
 ;
- U1048 NAND2_X1 + PLACED ( 64600 84840 ) FS
 ;
- U1049 NAND2_X1 + PLACED ( 58520 84840 ) S
 ;
- U1050 INV_X1 + PLACED ( 53580 87640 ) N
 ;
- U1051 NAND2_X1 + PLACED ( 58140 87640 ) N
 ;
- U1052 NAND2_X1 + PLACED ( 63460 87640 ) N
 ;
- U1053 NAND2_X1 + PLACED ( 57000 87640 ) FN
 ;
- U1054 AND2_X1 + PLACED ( 61560 62440 ) FS
 ;
- U1055 NOR2_X1 + PLACED ( 65360 65240 ) N
 ;
- U1056 NOR2_X1 + PLACED ( 63460 62440 ) S
 ;
- U1057 NOR2_X1 + PLACED ( 63460 59640 ) N
 ;
- U1058 NAND2_X1 + PLACED ( 63460 56840 ) FS
 ;
- U1059 NAND2_X1 + PLACED ( 68780 56840 ) FS
 ;
- U1060 NAND2_X1 + PLACED ( 67260 56840 ) S
 ;
- U1061 INV_X1 + PLACED ( 58900 48440 ) N
 ;
- U1062 OR2_X1 + PLACED ( 66880 59640 ) FN
 ;
- U1063 NAND2_X1 + PLACED ( 68780 59640 ) N
 ;
- U1064 INV_X1 + PLACED ( 76380 54040 ) N
 ;
- U1065 NAND2_X1 + PLACED ( 70300 59640 ) N
 ;
- U1066 NAND2_X1 + PLACED ( 70300 56840 ) S
 ;
- U1067 NAND2_X1 + PLACED ( 71820 59640 ) N
 ;
- U1068 OR2_X1 + PLACED ( 70300 62440 ) FS
 ;
- U1069 INV_X1 + PLACED ( 76760 56840 ) FS
 ;
- U1070 NAND2_X1 + PLACED ( 70300 65240 ) FN
 ;
- U1071 NAND2_X1 + PLACED ( 71820 65240 ) N
 ;
- U1072 NAND2_X1 + PLACED ( 73720 65240 ) N
 ;
- U1073 NOR2_X1 + PLACED ( 71820 68040 ) FS
 ;
- U1074 NOR2_X1 + PLACED ( 70300 68040 ) FS
 ;
- U1075 NOR2_X1 + PLACED ( 70300 70840 ) N
 ;
- U1076 NAND2_X1 + PLACED ( 67260 76440 ) FN
 ;
- U1077 NAND2_X1 + PLACED ( 65740 79240 ) S
 ;
- U1078 NAND2_X1 + PLACED ( 53960 79240 ) S
 ;
- U1079 NOR2_X1 + PLACED ( 64600 79240 ) S
 ;
- U1080 NOR2_X1 + PLACED ( 64600 76440 ) FN
 ;
- U1081 NOR2_X1 + PLACED ( 57380 82040 ) FN
 ;
- U1082 NAND2_X1 + PLACED ( 58520 82040 ) N
 ;
- U1083 NAND2_X1 + PLACED ( 56240 82040 ) FN
 ;
- U1084 INV_X1 + PLACED ( 46740 51240 ) FS
 ;
- U1085 OR2_X1 + PLACED ( 56620 84840 ) FS
 ;
- U1086 NAND2_X1 + PLACED ( 59660 82040 ) N
 ;
- U1087 INV_X1 + PLACED ( 73720 82040 ) N
 ;
- U1088 NAND2_X1 + PLACED ( 56240 76440 ) FN
 ;
- U1089 NOR2_X1 + PLACED ( 55100 79240 ) S
 ;
- U1090 NAND2_X1 + PLACED ( 68780 76440 ) N
 ;
- U1091 INV_X1 + PLACED ( 70300 48440 ) FN
 ;
- U1092 INV_X1 + PLACED ( 72200 76440 ) N
 ;
- U1093 NOR2_X1 + PLACED ( 71820 70840 ) N
 ;
- U1094 NAND2_X1 + PLACED ( 68400 65240 ) FN
 ;
- U1095 INV_X1 + PLACED ( 69160 62440 ) FS
 ;
- U1096 INV_X1 + PLACED ( 77140 70840 ) N
 ;
- U1097 INV_X1 + PLACED ( 67260 65240 ) N
 ;
- U1098 NAND2_X1 + PLACED ( 66880 62440 ) FS
 ;
- U1099 NAND2_X1 + PLACED ( 87400 62440 ) FS
 ;
- U1100 NAND2_X1 + PLACED ( 87020 59640 ) FN
 ;
- U1101 NAND2_X1 + PLACED ( 88160 59640 ) N
 ;
- U1102 OR2_X1 + PLACED ( 88920 62440 ) FS
 ;
- U1103 INV_X1 + PLACED ( 87400 48440 ) N
 ;
- U1104 NAND2_X1 + PLACED ( 85880 62440 ) S
 ;
- U1105 NAND2_X1 + PLACED ( 84740 62440 ) S
 ;
- U1106 NAND2_X1 + PLACED ( 83220 62440 ) S
 ;
- U1107 OR2_X1 + PLACED ( 83220 65240 ) FN
 ;
- U1108 INV_X1 + PLACED ( 82080 65240 ) FN
 ;
- U1109 NAND2_X1 + PLACED ( 83220 68040 ) S
 ;
- U1110 NAND2_X1 + PLACED ( 83600 70840 ) N
 ;
- U1111 NAND2_X1 + PLACED ( 83220 73640 ) S
 ;
- U1112 NOR2_X1 + PLACED ( 85500 70840 ) FN
 ;
- U1113 NOR2_X1 + PLACED ( 85880 68040 ) FS
 ;
- U1114 NOR2_X1 + PLACED ( 84740 73640 ) FS
 ;
- U1115 NAND2_X1 + PLACED ( 83600 76440 ) FN
 ;
- U1116 NAND2_X1 + PLACED ( 85500 76440 ) N
 ;
- U1117 NAND2_X1 + PLACED ( 87400 82040 ) N
 ;
- U1118 NOR2_X1 + PLACED ( 85500 79240 ) FS
 ;
- U1119 NOR2_X1 + PLACED ( 83600 79240 ) S
 ;
- U1120 NOR2_X1 + PLACED ( 83600 82040 ) N
 ;
- U1121 NAND2_X1 + PLACED ( 69920 82040 ) FN
 ;
- U1122 NAND2_X1 + PLACED ( 71060 82040 ) N
 ;
- U1123 INV_X1 + PLACED ( 72200 84840 ) S
 ;
- U1124 OR2_X1 + PLACED ( 72200 82040 ) N
 ;
- U1125 NAND2_X1 + PLACED ( 68780 82040 ) FN
 ;
- U1126 INV_X1 + PLACED ( 76760 82040 ) FN
 ;
- U1127 NAND2_X1 + PLACED ( 73340 87640 ) N
 ;
- U1128 NOR2_X1 + PLACED ( 85500 82040 ) N
 ;
- U1129 NAND2_X1 + PLACED ( 81700 79240 ) S
 ;
- U1130 INV_X1 + PLACED ( 88920 79240 ) S
 ;
- U1131 INV_X1 + PLACED ( 80560 76440 ) N
 ;
- U1132 NOR2_X1 + PLACED ( 85880 73640 ) FS
 ;
- U1133 NAND2_X1 + PLACED ( 84740 68040 ) FS
 ;
- U1134 INV_X1 + PLACED ( 78280 70840 ) N
 ;
- U1135 INV_X1 + PLACED ( 87400 68040 ) S
 ;
- U1136 NOR2_X1 + PLACED ( 44080 65240 ) FN
 ;
- U1137 NAND2_X1 + PLACED ( 61940 59640 ) N
 ;
- U1138 NOR2_X1 + PLACED ( 61560 56840 ) FS
 ;
- U1139 INV_X1 + PLACED ( 43320 65240 ) N
 ;
- U1140 NOR2_X1 + PLACED ( 41800 65240 ) N
 ;
- U1141 AND2_X1 + PLACED ( 40280 62440 ) S
 ;
- U1142 NOR2_X1 + PLACED ( 45220 56840 ) S
 ;
- U1143 NAND2_X1 + PLACED ( 58520 59640 ) N
 ;
- U1144 AND2_X1 + PLACED ( 60040 59640 ) N
 ;
- U1145 NOR2_X1 + PLACED ( 65360 59640 ) N
 ;
- U1146 INV_X1 + PLACED ( 63080 82040 ) N
 ;
- U1147 NOR2_X1 + PLACED ( 60040 56840 ) S
 ;
- U1148 INV_X1 + PLACED ( 61560 54040 ) N
 ;
- U1149 INV_X1 + PLACED ( 60040 54040 ) FN
 ;
- U1150 INV_X1 + PLACED ( 44460 56840 ) FS
 ;
- U1151 INV_X1 + PLACED ( 47500 40040 ) S
 ;
- U1152 NOR2_X1 + PLACED ( 76380 51240 ) S
 ;
- U1153 INV_X1 + PLACED ( 75240 54040 ) N
 ;
- U1154 NOR2_X1 + PLACED ( 75240 51240 ) FS
 ;
- U1155 INV_X1 + PLACED ( 77900 51240 ) FS
 ;
END COMPONENTS

PINS 143 ;
- restart + NET restart + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 67450 130440 ) S ;
- average + NET average + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 62130 0 ) N ;
- enable + NET enable + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 61370 0 ) N ;
- data_in_7_ + NET data_in_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 78850 0 ) N ;
- data_in_6_ + NET data_in_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 57820 ) W ;
- data_in_5_ + NET data_in_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 65660 ) W ;
- data_in_4_ + NET data_in_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 67340 ) W ;
- data_in_3_ + NET data_in_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 71260 ) W ;
- data_in_2_ + NET data_in_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 68210 130440 ) S ;
- data_in_1_ + NET data_in_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 69350 130440 ) S ;
- data_in_0_ + NET data_in_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 66690 130440 ) S ;
- rmax_reg_7_ + NET rmax_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 51660 ) W ;
- rmax_reg_6_ + NET rmax_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 66220 ) W ;
- rmax_reg_5_ + NET rmax_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 68740 ) W ;
- rmax_reg_4_ + NET rmax_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 75740 ) W ;
- rmax_reg_3_ + NET rmax_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 77420 ) W ;
- rmax_reg_2_ + NET rmax_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 82740 ) W ;
- rmax_reg_1_ + NET rmax_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 80370 130440 ) S ;
- rmax_reg_0_ + NET rmax_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 78090 130440 ) S ;
- rmin_reg_7_ + NET rmin_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 59780 ) W ;
- rmin_reg_6_ + NET rmin_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 63420 ) W ;
- rmin_reg_5_ + NET rmin_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 70420 ) W ;
- rmin_reg_4_ + NET rmin_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 74620 ) W ;
- rmin_reg_3_ + NET rmin_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 81060 ) W ;
- rmin_reg_2_ + NET rmin_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 77330 130440 ) S ;
- rmin_reg_1_ + NET rmin_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 74290 130440 ) S ;
- rmin_reg_0_ + NET rmin_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 75430 130440 ) S ;
- rlast_reg_7_ + NET rlast_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 59470 0 ) N ;
- rlast_reg_6_ + NET rlast_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 53390 0 ) N ;
- rlast_reg_5_ + NET rlast_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 56980 ) E ;
- rlast_reg_4_ + NET rlast_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 56810 0 ) N ;
- rlast_reg_3_ + NET rlast_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 60230 0 ) N ;
- rlast_reg_2_ + NET rlast_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 57540 ) E ;
- rlast_reg_1_ + NET rlast_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 53900 ) E ;
- rlast_reg_0_ + NET rlast_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 62300 ) E ;
- reg1_reg_7_ + NET reg1_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 64790 0 ) N ;
- reg1_reg_6_ + NET reg1_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 74290 0 ) N ;
- reg1_reg_5_ + NET reg1_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 92530 0 ) N ;
- reg1_reg_4_ + NET reg1_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 47180 ) W ;
- reg1_reg_3_ + NET reg1_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 85690 0 ) N ;
- reg1_reg_2_ + NET reg1_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 51110 0 ) N ;
- reg1_reg_1_ + NET reg1_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 46550 0 ) N ;
- reg1_reg_0_ + NET reg1_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 48070 0 ) N ;
- reg2_reg_7_ + NET reg2_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 62890 0 ) N ;
- reg2_reg_6_ + NET reg2_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 68590 0 ) N ;
- reg2_reg_5_ + NET reg2_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 87970 0 ) N ;
- reg2_reg_4_ + NET reg2_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 88730 0 ) N ;
- reg2_reg_3_ + NET reg2_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 82650 0 ) N ;
- reg2_reg_2_ + NET reg2_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 51870 0 ) N ;
- reg2_reg_1_ + NET reg2_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 44270 0 ) N ;
- reg2_reg_0_ + NET reg2_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 48580 ) E ;
- reg3_reg_7_ + NET reg3_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 56050 0 ) N ;
- reg3_reg_6_ + NET reg3_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 71630 0 ) N ;
- reg3_reg_5_ + NET reg3_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 78090 0 ) N ;
- reg3_reg_4_ + NET reg3_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 83410 0 ) N ;
- reg3_reg_3_ + NET reg3_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 75050 0 ) N ;
- reg3_reg_2_ + NET reg3_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 54150 0 ) N ;
- reg3_reg_1_ + NET reg3_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 49140 ) E ;
- reg3_reg_0_ + NET reg3_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 52780 ) E ;
- reg4_reg_7_ + NET reg4_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 58710 0 ) N ;
- reg4_reg_6_ + NET reg4_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 72390 0 ) N ;
- reg4_reg_5_ + NET reg4_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 70870 0 ) N ;
- reg4_reg_4_ + NET reg4_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 64820 ) W ;
- reg4_reg_3_ + NET reg4_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 73150 0 ) N ;
- reg4_reg_2_ + NET reg4_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 76860 ) E ;
- reg4_reg_1_ + NET reg4_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 51380 ) E ;
- reg4_reg_0_ + NET reg4_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 67340 ) E ;
- stato_reg_1_ + NET stato_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 75810 0 ) N ;
- stato_reg_0_ + NET stato_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 79610 0 ) N ;
- data_out_reg_7_ + NET data_out_reg_7_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 57950 0 ) N ;
- data_out_reg_6_ + NET data_out_reg_6_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 60900 ) E ;
- data_out_reg_5_ + NET data_out_reg_5_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 63980 ) E ;
- data_out_reg_4_ + NET data_out_reg_4_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 75180 ) E ;
- data_out_reg_3_ + NET data_out_reg_3_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 66500 ) E ;
- data_out_reg_2_ + NET data_out_reg_2_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 69580 ) E ;
- data_out_reg_1_ + NET data_out_reg_1_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 61460 ) E ;
- data_out_reg_0_ + NET data_out_reg_0_ + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 64540 ) E ;
- u344 + NET u344 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 54740 ) W ;
- u343 + NET u343 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 64260 ) W ;
- u342 + NET u342 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 69860 ) W ;
- u341 + NET u341 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 71820 ) W ;
- u340 + NET u340 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 81620 ) W ;
- u339 + NET u339 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 88340 ) W ;
- u338 + NET u338 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 87590 130440 ) S ;
- u337 + NET u337 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 88900 ) W ;
- u336 + NET u336 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 58940 ) W ;
- u335 + NET u335 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 62860 ) W ;
- u334 + NET u334 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 69300 ) W ;
- u333 + NET u333 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 76300 ) W ;
- u332 + NET u332 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 76860 ) W ;
- u331 + NET u331 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 86940 ) W ;
- u330 + NET u330 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 84170 130440 ) S ;
- u329 + NET u329 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 85310 130440 ) S ;
- u328 + NET u328 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 66310 0 ) N ;
- u327 + NET u327 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 55290 0 ) N ;
- u326 + NET u326 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 52630 0 ) N ;
- u325 + NET u325 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 67070 0 ) N ;
- u324 + NET u324 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 63650 0 ) N ;
- u323 + NET u323 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 54740 ) E ;
- u322 + NET u322 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 55300 ) E ;
- u321 + NET u321 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 58940 ) E ;
- u320 + NET u320 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 65550 0 ) N ;
- u319 + NET u319 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 80370 0 ) N ;
- u318 + NET u318 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 49140 ) W ;
- u317 + NET u317 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 55300 ) W ;
- u316 + NET u316 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 49700 ) W ;
- u315 + NET u315 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 43540 ) E ;
- u314 + NET u314 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 48830 0 ) N ;
- u313 + NET u313 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 50350 0 ) N ;
- u312 + NET u312 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 67830 0 ) N ;
- u311 + NET u311 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 70110 0 ) N ;
- u310 + NET u310 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 91770 0 ) N ;
- u309 + NET u309 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 87210 0 ) N ;
- u308 + NET u308 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 89490 0 ) N ;
- u307 + NET u307 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 49590 0 ) N ;
- u306 + NET u306 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 44100 ) E ;
- u305 + NET u305 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 43130 0 ) N ;
- u304 + NET u304 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 47310 0 ) N ;
- u303 + NET u303 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 69350 0 ) N ;
- u302 + NET u302 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 91010 0 ) N ;
- u301 + NET u301 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 47740 ) W ;
- u300 + NET u300 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 81130 0 ) N ;
- u299 + NET u299 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 45790 0 ) N ;
- u298 + NET u298 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 40470 0 ) N ;
- u297 + NET u297 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 49700 ) E ;
- u296 + NET u296 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 45030 0 ) N ;
- u295 + NET u295 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 76570 0 ) N ;
- u294 + NET u294 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 81890 0 ) N ;
- u293 + NET u293 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 84170 0 ) N ;
- u292 + NET u292 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 77330 0 ) N ;
- u291 + NET u291 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 42370 0 ) N ;
- u290 + NET u290 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 47740 ) E ;
- u289 + NET u289 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 53340 ) E ;
- u288 + NET u288 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 41610 0 ) N ;
- u287 + NET u287 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 60340 ) E ;
- u286 + NET u286 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 59780 ) E ;
- u285 + NET u285 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 75740 ) E ;
- u284 + NET u284 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 70140 ) E ;
- u283 + NET u283 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 70700 ) E ;
- u282 + NET u282 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 65100 ) E ;
- u281 + NET u281 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 65940 ) E ;
- u280 + NET u280 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -70 0 ) ( 70 140 )
  + PLACED ( 39710 0 ) N ;
- u375 + NET u375 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -70 0 ) ( 70 140 )
  + PLACED ( 134314 48580 ) W ;
END PINS

SPECIALNETS 2 ;
- GND
  + USE GROUND
 ;
- VCC
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
