#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan 24 21:04:20 2025
# Process ID         : 18176
# Current directory  : C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1
# Command line       : vivado.exe -log microblaze_mcs_riscv_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_mcs_riscv_0.tcl
# Log file           : C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/microblaze_mcs_riscv_0.vds
# Journal file       : C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1\vivado.jou
# Running On         : DESKTOP-S7UT0A9
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics         
# CPU Frequency      : 2296 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16483 MB
# Swap memory        : 2952 MB
# Total Virtual      : 19436 MB
# Available Virtual  : 5113 MB
#-----------------------------------------------------------
source microblaze_mcs_riscv_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_mcs_riscv_0
Command: synth_design -top microblaze_mcs_riscv_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1050.984 ; gain = 466.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microblaze_mcs_riscv_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/synth/microblaze_mcs_riscv_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_04f4_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_dlmb_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_3/synth/bd_04f4_0_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_3/synth/bd_04f4_0_dlmb_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_dlmb_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_3/synth/bd_04f4_0_dlmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_04f4_0_dlmb_0' is unconnected for instance 'dlmb' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:89]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_04f4_0_dlmb_0' has 25 connections declared, but only 24 given [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:89]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_dlmb_cntlr_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/synth/bd_04f4_0_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/synth/bd_04f4_0_dlmb_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_dlmb_cntlr_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/synth/bd_04f4_0_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_ilmb_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/synth/bd_04f4_0_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/synth/bd_04f4_0_ilmb_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_ilmb_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_2/synth/bd_04f4_0_ilmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_04f4_0_ilmb_0' is unconnected for instance 'ilmb' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:137]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_04f4_0_ilmb_0' has 25 connections declared, but only 24 given [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:137]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_ilmb_cntlr_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_5/synth/bd_04f4_0_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_5/synth/bd_04f4_0_ilmb_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_ilmb_cntlr_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_5/synth/bd_04f4_0_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_iomodule_0_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/synth/bd_04f4_0_iomodule_0_0.vhd:79]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9881' bound to instance 'U0' of component 'iomodule' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/synth/bd_04f4_0_iomodule_0_0.vhd:290]
INFO: [Synth 8-638] synthesizing module 'iomodule' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:10092]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9714' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:10444]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_pselect_mask' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_pselect_mask' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8502' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:10680]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8716]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 199 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7680' bound to instance 'UART_I1' of component 'UART' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9042]
INFO: [Synth 8-638] synthesizing module 'UART' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7731]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 136 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Core' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7134' bound to instance 'UART_Core_I' of component 'UART_Core' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7850]
INFO: [Synth 8-638] synthesizing module 'UART_Core' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7178]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 22 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Transmit' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6079' bound to instance 'UART_TX_I1' of component 'UART_Transmit' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7329]
INFO: [Synth 8-638] synthesizing module 'UART_Transmit' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6114]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:722' bound to instance 'DIV16_SRL16E' of component 'XIL_SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6250]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:746]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:751]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:746]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6266]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1097]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1126]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_MB_FDRE' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1097]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:883' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6323]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_MB_MUXCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:898]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXCY_L' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:908]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_MB_MUXCY' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:898]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:925' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6333]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_MB_XORCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:939]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:949]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_MB_XORCY' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:939]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:883' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6323]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:925' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6333]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:925' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6333]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF5' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1313' bound to instance 'MUX_F5_1' of component 'MB_MUXF5' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6413]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF5' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1328]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXF5' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1338]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF5' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF5' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1313' bound to instance 'MUX_F5_2' of component 'MB_MUXF5' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6422]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXF6' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1355' bound to instance 'MUXF6_I' of component 'MB_MUXF6' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6431]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF6' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1370]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXF6' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1380]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF6' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1370]
INFO: [Synth 8-256] done synthesizing module 'UART_Transmit' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6114]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Receive' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5133' bound to instance 'UART_RX_I1' of component 'UART_Receive' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7367]
INFO: [Synth 8-638] synthesizing module 'UART_Receive' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5169]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:722' bound to instance 'Mid_Start_Bit_SRL16' of component 'XIL_SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5335]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized1' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:746]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:751]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized1' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:746]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:722' bound to instance 'Delay_16' of component 'XIL_SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5358]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDSE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1147' bound to instance 'First_Bit_I' of component 'MB_FDSE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5460]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_MB_FDSE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1164]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDSE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1193]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_MB_FDSE' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1164]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'Others_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'Others_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'Others_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'Others_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'Others_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'Others_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1080' bound to instance 'Others_I' of component 'MB_FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5474]
INFO: [Synth 8-256] done synthesizing module 'UART_Receive' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:5169]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 35 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 651 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'UART_FIT_I' of component 'FIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7415]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 7 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2134' bound to instance 'Divide_I' of component 'Divide_Part' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2736]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2154]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:722' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2214]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2154]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 3 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2134' bound to instance 'Divide_I' of component 'Divide_Part' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2736]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2154]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:722' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2214]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2154]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 31 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2134' bound to instance 'Divide_I' of component 'Divide_Part' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2736]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2154]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRLC16E' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:806' bound to instance 'SRLC16E_1' of component 'XIL_SRLC16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2241]
INFO: [Synth 8-638] synthesizing module 'XIL_SRLC16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:830]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16CE_I1' to cell 'SRLC16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRLC16E' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:830]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:722' bound to instance 'SRL16E_2' of component 'XIL_SRL16E' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2258]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2154]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 4 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Uart_Control_Status' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4826' bound to instance 'Uart_Control_Status_I1' of component 'Uart_Control_Status' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7537]
INFO: [Synth 8-638] synthesizing module 'Uart_Control_Status' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4865]
INFO: [Synth 8-256] done synthesizing module 'Uart_Control_Status' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4865]
INFO: [Synth 8-256] done synthesizing module 'UART_Core' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7178]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7731]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I1' of component 'FIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized1' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized1' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I2' of component 'FIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9118]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I3' of component 'FIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9141]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I4' of component 'FIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9164]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I1' of component 'PIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9202]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4304]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4304]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I2' of component 'PIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9241]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I3' of component 'PIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9280]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I4' of component 'PIT_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9319]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I1' of component 'GPO_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9347]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3210]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3210]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I2' of component 'GPO_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9366]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I3' of component 'GPO_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9385]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I4' of component 'GPO_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9404]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I1' of component 'GPI_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9426]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3031]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3031]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I2' of component 'GPI_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9442]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I3' of component 'GPI_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9458]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I4' of component 'GPI_Module' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3365' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9516]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3411]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1031]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1060]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_MB_FDR' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1031]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3411]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:10092]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_iomodule_0_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/synth/bd_04f4_0_iomodule_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_lmb_bram_I_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_6/synth/bd_04f4_0_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_04f4_0_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_6/synth/bd_04f4_0_lmb_bram_I_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_lmb_bram_I_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_6/synth/bd_04f4_0_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_04f4_0_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:199]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_04f4_0_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:199]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_04f4_0_lmb_bram_I_0' has 16 connections declared, but only 14 given [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:199]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_microblaze_I_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_0/synth/bd_04f4_0_microblaze_I_0.vhd:88]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a35tcpg236-1 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PDADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_04f4_0_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARCHID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_IMPID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_HARTID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_S_AXI bound to: 0 - type: integer 
	Parameter C_USE_MULDIV bound to: 0 - type: integer 
	Parameter C_USE_ATOMIC bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_COMPRESSION bound to: 1 - type: integer 
	Parameter C_USE_BITMAN bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_MISALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_INSTR_EXCEPTION bound to: 0 - type: integer 
	Parameter C_PMP_ENTRIES bound to: 0 - type: integer 
	Parameter C_PMP_GRANULARITY bound to: 2 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_SLEEP bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 2 - type: integer 
	Parameter C_USE_COUNTERS bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 14 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 0 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 64 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 0 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'riscv' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_0/hdl/microblaze_riscv_v1_0_vh_rfs.vhd:128013' bound to instance 'U0' of component 'riscv' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_0/synth/bd_04f4_0_microblaze_I_0.vhd:769]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_microblaze_I_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_0/synth/bd_04f4_0_microblaze_I_0.vhd:88]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_04f4_0_microblaze_I_0' is unconnected for instance 'microblaze_I' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:216]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_04f4_0_microblaze_I_0' has 24 connections declared, but only 23 given [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:216]
INFO: [Synth 8-638] synthesizing module 'bd_04f4_0_rst_0_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/synth/bd_04f4_0_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/synth/bd_04f4_0_rst_0_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_04f4_0_rst_0_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/synth/bd_04f4_0_rst_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_04f4_0_rst_0_0' is unconnected for instance 'rst_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:240]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_04f4_0_rst_0_0' is unconnected for instance 'rst_0' [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:240]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_04f4_0_rst_0_0' has 10 connections declared, but only 8 given [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:240]
INFO: [Synth 8-6155] done synthesizing module 'bd_04f4_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/synth/bd_04f4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_mcs_riscv_0' (0#1) [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/synth/microblaze_mcs_riscv_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element Rst_d1_reg was removed.  [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2349]
WARNING: [Synth 8-6014] Unused sequential element Rst_d1_reg was removed.  [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2349]
WARNING: [Synth 8-6014] Unused sequential element Rst_d1_reg was removed.  [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2349]
WARNING: [Synth 8-6014] Unused sequential element TMR_No.parity_error_reg was removed.  [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:4924]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clk in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Reset in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[fflags] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[frm] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[fcsr] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[cycle] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[instret] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[cycleh] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[instreth] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[hpmcounter] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[hpmcounterh] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[stream] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mstatus] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[misa] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mie] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mtvec] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mscratch] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mepc] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mcause] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mtval] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mip] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mvendorid] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[marchid] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mimpid] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mhartid] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mstream] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mwfi] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[medeleg] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mideleg] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[menvcfg] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mcounteren] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mcountinhibit] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mcycle] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[minstret] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mcycleh] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[minstreth] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mhpmevent] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mhpmcounter] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[mhpmcounterh] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[dcsr] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[dpc] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[sstatus] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[stvec] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[sie] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[sip] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[sscratch] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[sepc] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[scause] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[stval] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[senvcfg] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[satp] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[scounteren] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[tselect] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[tdata1] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[tdata2] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[tdata3] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[tinfo] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[tcontrol] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[pmp_cfg] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[pmp_cfgh] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Sel_CSR[pmp_addr] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_CSR_Number[6] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_CSR_Number[5] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_CSR_Number[4] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_CSR_Number[3] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_CSR_Number[2] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_CSR_Number[1] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_CSR_Number[0] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Write_CSR in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[31] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[30] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[29] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[28] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[27] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[26] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[25] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[24] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[23] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[22] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[21] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[20] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[19] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[18] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[17] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[16] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[15] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[14] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[13] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[12] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[11] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[10] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[9] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[8] in module pmp_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_ALU_Result[7] in module pmp_checker is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1600.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/microblaze_mcs_riscv_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/microblaze_mcs_riscv_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_0/bd_04f4_0_microblaze_I_0.xdc] for cell 'inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_0/bd_04f4_0_microblaze_I_0.xdc] for cell 'inst/microblaze_I/U0'
Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/bd_04f4_0_rst_0_0_board.xdc] for cell 'inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/bd_04f4_0_rst_0_0_board.xdc] for cell 'inst/rst_0/U0'
Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/bd_04f4_0_rst_0_0.xdc] for cell 'inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/bd_04f4_0_rst_0_0.xdc] for cell 'inst/rst_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_1/bd_04f4_0_rst_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_mcs_riscv_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_mcs_riscv_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_3/bd_04f4_0_dlmb_0.xdc] for cell 'inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_3/bd_04f4_0_dlmb_0.xdc] for cell 'inst/dlmb/U0'
Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/bd_04f4_0_iomodule_0_0_board.xdc] for cell 'inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/bd_0/ip/ip_7/bd_04f4_0_iomodule_0_0_board.xdc] for cell 'inst/iomodule_0/U0'
Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/microblaze_mcs_riscv_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.gen/sources_1/ip/microblaze_mcs_riscv_0/microblaze_mcs_riscv_0_board.xdc] for cell 'inst'
Parsing XDC File [C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_mcs_riscv_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_mcs_riscv_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1600.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 275 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 81 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 32 instances
  MUXCY_L => MUXCY: 107 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1600.820 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_I/U0. (constraint file  C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rst_0/U0. (constraint file  C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for inst/dlmb/U0. (constraint file  C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/dont_touch.xdc, line 46).
Applied set_property KEEP_HIERARCHY = SOFT for inst/iomodule_0/U0. (constraint file  C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/dont_touch.xdc, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/microblaze_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ilmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/dlmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/dlmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ilmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/lmb_bram_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/iomodule_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for Clk. (constraint file  auto generated constraint).
Applied set_property KEEP = true for UART_rxd. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/iomodule_0/U0/IOModule_Core_I1/UART_I1/\No_Async_UART.UART_Core_I /\Using_UART_TX.UART_TX_I1 /tx_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module__parameterized1) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 46    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 206   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 33    
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 11    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 28    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 190   
	   5 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module bd_04f4_0_ilmb_0.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[15].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[0].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[1].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[2].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[3].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[4].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[5].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[6].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[7].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[8].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[9].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[10].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[11].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[12].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[13].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[14].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[15].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[16].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[17].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[18].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[19].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[20].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[21].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[22].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[23].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[24].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[25].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[26].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[27].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[28].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[29].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[30].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/EX_Gen_Bits[31].EX_Instr_Reg_FF/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_lr_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_sc_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
INFO: [Synth 8-3332] Sequential element (riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_is_amo_instr_Inst/Using_FPGA.Native) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:09 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/microblaze_I/U0/Reset' to pin 'inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:21 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 1600.820 ; gain = 1016.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/of_op2_tmp_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:39 . Memory (MB): peak = 1686.367 ; gain = 1101.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:02:39 . Memory (MB): peak = 1686.367 ; gain = 1101.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:39 . Memory (MB): peak = 1686.367 ; gain = 1101.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:39 . Memory (MB): peak = 1686.367 ; gain = 1101.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 1686.367 ; gain = 1101.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 1686.367 ; gain = 1101.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_9 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | data_buffer_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |    69|
|3     |LUT2     |    88|
|4     |LUT3     |   152|
|5     |LUT4     |   173|
|6     |LUT5     |   159|
|7     |LUT6     |   435|
|9     |MUXCY_L  |    86|
|10    |MUXF5    |     2|
|11    |MUXF6    |     1|
|12    |MUXF7    |    14|
|13    |RAM32M   |    16|
|14    |RAMB36E1 |     4|
|15    |SRL16    |     1|
|16    |SRL16E   |    53|
|17    |SRLC16E  |     1|
|18    |XORCY    |    48|
|19    |FDR      |    23|
|20    |FDRE     |   464|
|21    |FDS      |     1|
|22    |FDSE     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 1686.367 ; gain = 1101.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13510 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:02:27 . Memory (MB): peak = 1686.367 ; gain = 1101.820
Synthesis Optimization Complete : Time (s): cpu = 00:02:29 ; elapsed = 00:02:40 . Memory (MB): peak = 1686.367 ; gain = 1101.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1686.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_mcs_riscv_0'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1699.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 26 instances
  FDR => FDRE: 23 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 32 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 
  SRLC32E => SRLC32E: 1 instance 

Synth Design complete | Checksum: df58f074
INFO: [Common 17-83] Releasing license: Synthesis
336 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 1699.258 ; gain = 1310.309
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1699.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/microblaze_mcs_riscv_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP microblaze_mcs_riscv_0, cache-ID = 213d771d675dac05
INFO: [Coretcl 2-1174] Renamed 624 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1699.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/martin/Desktop/diplomna2024/fpga/project_1/project_1.runs/microblaze_mcs_riscv_0_synth_1/microblaze_mcs_riscv_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file microblaze_mcs_riscv_0_utilization_synth.rpt -pb microblaze_mcs_riscv_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 21:07:39 2025...
