drivers/CoreSPI/core_spi.o: ../drivers/CoreSPI/core_spi.c \
 ../drivers/CoreSPI/core_spi.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/cpu_types.h \
 ../drivers/CoreSPI/corespi_regs.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/hal.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/cpu_types.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/hw_reg_access.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/hal_assert.h

../drivers/CoreSPI/core_spi.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/cpu_types.h:

../drivers/CoreSPI/corespi_regs.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/hal.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/cpu_types.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/hw_reg_access.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\hal/hal_assert.h:
