// Seed: 1696513842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_6;
  logic id_7;
  assign id_7 = "";
  wire [1 : -1] id_8, id_9, id_10, id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd54
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  assign id_6[id_1] = ~id_5;
  parameter id_12 = -1;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_11,
      id_12,
      id_4
  );
endmodule
