<?xml version="1.0"?>
<Index Version="1" Minor="0">
	<Repository value="c:/ZynqUltra/60_Software/ultrazohm_sw_1/ip_cores">
	</Repository>
	<IP>
		<VLNV value="UltraZohm:user:ADC_LTC2311:3.0">
		</VLNV>
		<DisplayName value="ADC_LTC2311_v3.0">
		</DisplayName>
		<Description value="Read out and process data from the LTC2311 ADC">
		</Description>
		<ProductGuide value="https://docs.ultrazohm.com/mpsoc/ip_cores/adc_LTC2311_v3.html">
		</ProductGuide>
		<CoreRevision value="39">
		</CoreRevision>
		<ComponentPath value="ADC_LTC2311_3.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="AXI_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="UltraZohm">
		</VendorDisplayName>
		<VendorURL value="https://ultrazohm.com">
		</VendorURL>
	</IP>
	<IP>
		<VLNV value="Wendel_ELSYS:AA_IP_Repository:ADC_Module_LVDS_v2_0:2.0">
		</VLNV>
		<DisplayName value="ADC_Module_LVDS_v2_0">
		</DisplayName>
		<Description value="ADC_Module_LVDS_v2_0">
		</Description>
		<CoreRevision value="42">
		</CoreRevision>
		<ComponentPath value="ADC_Module_LVDS_LTC2311_V2_ip/ADC_Module_LVDS_LTC2311_V2.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/UserIP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<VendorDisplayName value="Wendel_ELSYS">
		</VendorDisplayName>
	</IP>
	<IP>
		<VLNV value="TUM:user:AXI2TCM:1.1">
		</VLNV>
		<DisplayName value="AXI2TCM">
		</DisplayName>
		<Description value="AXI interface to R5-TCM">
		</Description>
		<CoreRevision value="69">
		</CoreRevision>
		<ComponentPath value="AXI2TCM/IP/AXI2TCM_1.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynq">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="AXI_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:module_ref:AXI2TCM_v1_0:1.0">
		</VLNV>
		<DisplayName value="AXI2TCM_v1_0_v1_0">
		</DisplayName>
		<Description value="xilinx.com:module_ref:AXI2TCM_v1_0:1.0">
		</Description>
		<CoreRevision value="1">
		</CoreRevision>
		<ComponentPath value="AXI2TCM/Simulation/AXI2TCM_sim_VHDL/AXI2TCM_sim_VHDL.srcs/sources_1/bd/mref/AXI2TCM_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/UserIP">
			</Taxonomy>
		</Taxonomies>
		<AutoFamilySupport value="Level_1">
		</AutoFamilySupport>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
		<DesignToolContexts>
			<DesignTool value="IPI">
			</DesignTool>
		</DesignToolContexts>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_axi_testIP:1.0">
		</VLNV>
		<DisplayName value="uz_axi_testIP">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2104181321">
		</CoreRevision>
		<ComponentPath value="AXI_testIP/uz_axi_testIP/ipcore/uz_axi_testIP_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Counter_f_sw_V2_ip:1.0">
		</VLNV>
		<DisplayName value="Counter_f_sw_V2_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2004271915">
		</CoreRevision>
		<ComponentPath value="Counter_f_sw_V2_ip/Counter_f_sw_V2_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:IncreEncoder_V24_ip:24.0">
		</VLNV>
		<DisplayName value="IncreEncoder_V24_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006131116">
		</CoreRevision>
		<ComponentPath value="IncreEncoder_V24_ip/IncreEncoder_V24_ip_v24_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:IncreEncoder_V24_ip:24.0">
		</VLNV>
		<DisplayName value="IncreEncoder_V24_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006131116">
		</CoreRevision>
		<ComponentPath value="IncreEncoder_V24_ip/Simulation/hdl_prj/ipcore/IncreEncoder_V24_ip_v24_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_interlockDeadtime2L:1.0">
		</VLNV>
		<DisplayName value="uz_interlockDeadtime2L">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2104221435">
		</CoreRevision>
		<ComponentPath value="InterlockDeadtime2L/ipcore/uz_interlockDeadtime2L_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="ELSYS:InterLock_Lib:InterLock_Module:2.0">
		</VLNV>
		<DisplayName value="InterLock_Module">
		</DisplayName>
		<Description value="Module to make InterLock times (Deadtime)">
		</Description>
		<CoreRevision value="3">
		</CoreRevision>
		<ComponentPath value="Interlock_Module_V2_ip/Interlock_Module_2.0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="zynq">
				<Part status="Pre-Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="AXI_Peripheral">
			</Taxonomy>
		</Taxonomies>
		<UpgradesFrom>
			<Upgrade value="xilinx.com:user:InterLock_Module:1.0">
			</Upgrade>
			<Upgrade value="ELSYS:ADC_Lib:InterLock_Module:1.0">
			</Upgrade>
			<Upgrade value="ELSYS:ADC_Lib:InterLock_Module:2.0">
			</Upgrade>
		</UpgradesFrom>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:mux_axi_ip:1.1">
		</VLNV>
		<DisplayName value="mux_axi_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2108301321">
		</CoreRevision>
		<ComponentPath value="mux_axi/hdl_prj/ipcore/mux_axi_ip_v1_1/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:PWMdutyFreqDetection:1.0">
		</VLNV>
		<DisplayName value="PWMdutyFreqDetection">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2104271203">
		</CoreRevision>
		<ComponentPath value="PWMdutyFreqDetection/ipcore/PWMdutyFreqDetection_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:PWM_and_SS_control_V3_ip:1.0">
		</VLNV>
		<DisplayName value="PWM_and_SS_control_V3_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2002071411">
		</CoreRevision>
		<ComponentPath value="PWM_and_SS_control_ip_v3_0/PWM_and_SS_control_V3_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:PWM_and_SS_control_V3_ip:1.0">
		</VLNV>
		<DisplayName value="PWM_and_SS_control_V3_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2002071411">
		</CoreRevision>
		<ComponentPath value="PWM_and_SS_control_ip_v3_0/Simulation/hdl_prj/ipcore/PWM_and_SS_control_V3_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="mwn.de:ip:PWM_SS_3L_ip:1.4">
		</VLNV>
		<DisplayName value="PWM_SS_3L_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2004061735">
		</CoreRevision>
		<ComponentPath value="PWM_SS_3L/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_simscapeExample:1.0">
		</VLNV>
		<DisplayName value="uz_simscapeExample">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2104191133">
		</CoreRevision>
		<ComponentPath value="simscapeHDL_example_v1_0/ipcore/uz_simscapeExample_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Trans_123_dq_V11_ip:1.0">
		</VLNV>
		<DisplayName value="Trans_123_dq_V11_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="1811221308">
		</CoreRevision>
		<ComponentPath value="Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore/Trans_123_dq_V11_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Trans_123_dq_V12_ip:1.0">
		</VLNV>
		<DisplayName value="Trans_123_dq_V12_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006101903">
		</CoreRevision>
		<ComponentPath value="Trans_123_dq_V12_ip/Simulation/hdl_prj/ipcore/Trans_123_dq_V12_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:Trans_123_dq_V12_ip:1.0">
		</VLNV>
		<DisplayName value="Trans_123_dq_V12_ip">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2006101903">
		</CoreRevision>
		<ComponentPath value="Trans_123_dq_V12_ip/Trans_123_dq_V12_ip_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:ip:UZ_D_GaN_Inverter:1.0">
		</VLNV>
		<DisplayName value="UZ_D_GaN_Inverter">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2105071144">
		</CoreRevision>
		<ComponentPath value="uz_d_gan_inverter/driver_ip_core/ipcore/UZ_D_GaN_Inverter_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="xilinx.com:user:UZ_D_GaN_Inverter_Mapping:1.0">
		</VLNV>
		<DisplayName value="UZ_D_GaN_Inverter_Mapping_v1_0">
		</DisplayName>
		<Description value="UZ_D_GaN_Inverter_Mapping_v1_0">
		</Description>
		<CoreRevision value="2">
		</CoreRevision>
		<ComponentPath value="uz_d_gan_inverter/mapping_ip_core/component.xml">
		</ComponentPath>
		<Families>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Beta" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/UserIP">
			</Taxonomy>
		</Taxonomies>
		<SubcoreVLNVs>
			<SubcoreVLNV value="xilinx.com:ip:xlslice:1.0">
			</SubcoreVLNV>
			<SubcoreVLNV value="xilinx.com:ip:xlconcat:2.1">
			</SubcoreVLNV>
		</SubcoreVLNVs>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_plantModel_pt1:1.0">
		</VLNV>
		<DisplayName value="uz_plantModel_pt1">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4_lite.jpg">
		</ProductGuide>
		<CoreRevision value="2106171007">
		</CoreRevision>
		<ComponentPath value="uz_plantModel_pt1/hdl_prj/ipcore/uz_plantModel_pt1_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<IP>
		<VLNV value="user.org:ip:uz_pmsm_model:1.0">
		</VLNV>
		<DisplayName value="uz_pmsm_model">
		</DisplayName>
		<Description value="HDL Coder generated IP">
		</Description>
		<ProductGuide value="doc/doc_arch_axi4.jpg">
		</ProductGuide>
		<CoreRevision value="2107231645">
		</CoreRevision>
		<ComponentPath value="uz_pmsm_model/hdl_prj/ipcore/uz_pmsm_model_v1_0/component.xml">
		</ComponentPath>
		<Families>
			<Family name="aartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="akintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="artix7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="aspartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="azynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="kintexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qartix7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qkintex7l">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qvirtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="qzynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="spartan7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtex7">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexu">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus58g">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="virtexuplushbm">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynq">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
			<Family name="zynquplus">
				<Part status="Production" name="ALL">
				</Part>
			</Family>
		</Families>
		<Taxonomies>
			<Taxonomy value="/HDL Coder Generated IP">
			</Taxonomy>
		</Taxonomies>
		<LockPrevVersions value="false">
		</LockPrevVersions>
		<Interfaces>
			<Interface value="AXI4">
			</Interface>
		</Interfaces>
	</IP>
	<BUSDEF>
		<VLNV value="th-nuernberg.de:user:UZ_D_GaN_Inverter:1.0">
		</VLNV>
		<Description value="Interface for UZ_D_GaN_Inverter">
		</Description>
		<XMLFile value="uz_d_gan_inverter/interface_definition/UZ_D_GaN_Inverter.xml">
		</XMLFile>
	</BUSDEF>
	<BUSABS>
		<VLNV value="th-nuernberg.de:user:UZ_D_GaN_Inverter_rtl:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/interface_definition/UZ_D_GaN_Inverter_rtl.xml">
		</XMLFile>
	</BUSABS>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_IP/AXI2TCM_sim.srcs/sources_1/bd/design_1/ip/design_1_AXI2TCM_0_0/design_1_AXI2TCM_0_0.xci">
		</XMLFile>
		<CoreVLNV value="TUM:user:AXI2TCM:1.1">
		</CoreVLNV>
		<CoreRevision value="68">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_IP/AXI2TCM_sim.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:axi_vip:1.1">
		</CoreVLNV>
		<CoreRevision value="1">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_VHDL/AXI2TCM_sim_VHDL.srcs/sources_1/bd/design_1/ip/design_1_AXI2TCM_v1_0_0_0/design_1_AXI2TCM_v1_0_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:module_ref:AXI2TCM_v1_0:1.0">
		</CoreVLNV>
		<CoreRevision value="1">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="AXI2TCM/Simulation/AXI2TCM_sim_VHDL/AXI2TCM_sim_VHDL.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:axi_vip:1.1">
		</CoreVLNV>
		<CoreRevision value="1">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlconcat_0_0/UZ_D_GaN_Inverter_Mapping_xlconcat_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlconcat:2.1">
		</CoreVLNV>
		<CoreRevision value="3">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlconcat_0_1/UZ_D_GaN_Inverter_Mapping_xlconcat_0_1.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlconcat:2.1">
		</CoreVLNV>
		<CoreRevision value="3">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlconcat_1_0/UZ_D_GaN_Inverter_Mapping_xlconcat_1_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlconcat:2.1">
		</CoreVLNV>
		<CoreRevision value="3">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlconcat_2_0/UZ_D_GaN_Inverter_Mapping_xlconcat_2_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlconcat:2.1">
		</CoreVLNV>
		<CoreRevision value="3">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlslice_0_0/UZ_D_GaN_Inverter_Mapping_xlslice_0_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlslice:1.0">
		</CoreVLNV>
		<CoreRevision value="2">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlslice_0_1/UZ_D_GaN_Inverter_Mapping_xlslice_0_1.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlslice:1.0">
		</CoreVLNV>
		<CoreRevision value="2">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlslice_1_0/UZ_D_GaN_Inverter_Mapping_xlslice_1_0.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlslice:1.0">
		</CoreVLNV>
		<CoreRevision value="2">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlslice_1_1/UZ_D_GaN_Inverter_Mapping_xlslice_1_1.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlslice:1.0">
		</CoreVLNV>
		<CoreRevision value="2">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlslice_1_2/UZ_D_GaN_Inverter_Mapping_xlslice_1_2.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlslice:1.0">
		</CoreVLNV>
		<CoreRevision value="2">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
	<IPInst>
		<VLNV value="xilinx.com:xci:unknown:1.0">
		</VLNV>
		<Description value="">
		</Description>
		<XMLFile value="uz_d_gan_inverter/mapping_ip_core_project/UZ_D_GaN_Inverter_Mapping.srcs/sources_1/bd/UZ_D_GaN_Inverter_Mapping/ip/UZ_D_GaN_Inverter_Mapping_xlslice_1_3/UZ_D_GaN_Inverter_Mapping_xlslice_1_3.xci">
		</XMLFile>
		<CoreVLNV value="xilinx.com:ip:xlslice:1.0">
		</CoreVLNV>
		<CoreRevision value="2">
		</CoreRevision>
		<InstID value="">
		</InstID>
	</IPInst>
</Index>

