comment_t comments[]= {
	{0x18b, "Privledged Instructions (No protected mode implemented?)"},
	{0x18b, "Unknown instructions 0x0f, 0x2e, 0x2f, 0x76, 0x86, 0x96, 0xa6, 0xb6, 0xc6, 0xd7, 0xe6, 0xf6"},
	{0x14b, "Unknown instruction 0x46"},
	{0x1a0, "Unknown instruction 0x47"},
	{0x17c, "Unknown instruction 0x56"},
	{0x17d, "Unknown instruction 0x57"},
	{0x1b7, "Unknown instruction 0x66"},
	{0x1b0, "Unknown instruction 0x67"},
	{0x150, "Unknown instruction 0x6e"},
	{0x103, "Unknown instruction 0x6f"},
	{0x190, "Unknown instructions 0x7e, 0x7f"},
	{0x13d, "Unknown instruction 0x87"},
	{0x109, "Unknown instructions 0x97, 0xa7, 0xb7, 0xc7, 0xe7"},
	{0x16b, "Unknown instruction 0xd6"},
	{0x113, "Unknown instruction 0xf7"},
	{0x101, "NOP"},
	{0x119, "(F) Set Fault"},
	{0x14f, "(F) Reset Fault"},
	{0x18b, "EI Enable Interrupts"},
	{0x18b, "DI Disable Interrupts"},
	{0x185, "(L) SL Set Link"},
	{0x1af, "(L) RL Reset Link"},
	{0x17b, "(L) CL Complement Link"},
	{0x193, "RSR Return from Subroutine"},
	{0x18b, "RI Return from Interrupt"},
	{0x18e, "RIM Return from Interrupt Modified"},
	{0x1ca, "(was ELO - Enable Link Out on ee200)"},
	{0x17e, "PCX - Transfer PC to X regiser"},
	{0x18b, "DLY 4.55ms Delay"},
	{0x1fd, "(L) BL/BNL Branch if Link Set/Clear"},
	{0x1fc, "(F) BF/BNF Branch if Fault Set/Clear"},
	{0x1fb, "(V) BZ/BNZ Branch if Equal-to Zero / Not-equal-to Zero"},
	{0x1fa, "(M) BM/BP Branch if Minus Set/Clear"},
	{0x156, "BGZ Branch if Greater-than Zero"},
	{0x1f9, "BLE Branch if Less-than or Equal-to Zero"},
	{0x1fe, "BS1 Branch if Sense Switch 1 is set"},
	{0x1ee, "BS2 Branch if Sense Switch 2 is set"},
	{0x1de, "BS3 Branch if Sense Switch 3 is set"},
	{0x1ce, "BS4 Branch if Sense Switch 4 is set"},
	{0x1ba, "(was BTM - Branch on TTY MARK on ee200)"},
	{0x107, "(was BEP - Branch on Even Parity on ee200)"},
	{0x1ef, "R Explicit byte sized one-operand ALU instruction"},
	{0x11d, "A Implicit byte INCA Increment B by 1"},
	{0x11e, "A Implicit byte DCAB Decrement B by 1"},
	{0x122, "A Implicit byte CLAB Clear A"},
	{0x123, "A Implicit byte IVAB Invert A"},
	{0x124, "A Implicit byte SRAB Shift A right by 1"},
	{0x121, "A Implicit byte SLAB Shift A left by 1"},
	{0x1f8, "R Explicit word sized one-operand ALU instruction"},
	{0x12e, "A Implicit word INA Increment A by 1"},
	{0x12f, "A Implicit word DCA Decrement A by 1"},
	{0x12a, "A Implicit word CLA Clear A"},
	{0x125, "A Implicit word IVA Invert A"},
	{0x14d, "A Implicit word SRA Shift register A right by 1"},
	{0x14e, "A Implicit word SLA Shift register A left by 1"},
	{0x11f, "X Implicit word INX/DCX Increment/Decrement X by 1"},
	{0x145, "R,R Explicit byte sized two-operand ALU instruction"},
	{0x141, "rr Implicit byte sized two-operand ALU instruction"},
	{0x189, "R,R Explicit Word sized two-operand ALU instruction"},
	{0x143, "rr Implicit Word sized two-operand ALU instruction"},
	{0x140, "rr Implict Xrr register transfer"},
	{0x109, "Literal JMP"},
	{0x189, "Literal JSR"},
	{0x154, "Addressed JMP (Same as A Addressed Word LD/ST)"},
	{0x164, "Addressed JSR (Same as X Addressed Word LD/ST)"},
	{0x11b, "A Literal LDAB"},
	{0x115, "A Literal LDA"},
	{0x12b, "A Literal STAB"},
	{0x13c, "A Literal STA"},
	{0x151, "A Addressed Byte LDAB/STAB"},
	{0x154, "A Addressed Word LDA/STA"},
	{0x133, "A Implicit LDA(B)/STA(B) Indexed by (A)"},
	{0x135, "A Implicit LDA(B)/STA(B) Indexed by (B)-(P)"},
	{0x12c, "B Literal LDBB"},
	{0x13e, "B Literal LDB"},
	{0x126, "B Literal STBB"},
	{0x130, "B Literal STB"},
	{0x160, "B Addressed Byte LDBB/STBB"},
	{0x162, "B Addressed Word LDB/STB"},
	{0x134, "B Implicit LDB(B)/STB(B) Indexed by (A)"},
	{0x136, "B Implicit LDB(B)/STB(B) Indexed by (B)-(P)"},
	{0x131, "X Literal STX"},
	{0x114, "X Literal LDX"},
	{0x165, "X Addressed Word LDX"},
	{0x164, "X Addressed Word STX (Same as JSR)"},
	{0x000, "Beginning of uC"},
	{0,0}
};