                                                | Core 0    
  Instructions                                  |  249999879
  Cycles                                        |  145422998
  IPC                                           |      1.719
  Time (ns)                                     |   54670300
  Idle time (ns)                                |        -19
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |       5937
  Read to Write Transition Count at an Eviction |      78545
  Read Intense Block Counter                    |        101
  Write Intense Block Counter                   |         45
  Deadblock Counter                             |       4232
  Valid Blocks Evicted                          |     966940
  Read Intense Blocks M                         |        260
  Write Intense Blocks M                        |       2423
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |       4118
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |      35928
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |      75306
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |     450168
  STTRAM Read After Migration                   |          8
  STTRAM Write Before Migration                 |     274810
  STTRAM Write After Migration                  |          1
  living SRAM Blocks Evicted                    |       1664
  dead SRAM Blocks Evicted                      |      34853
  single Migration Count                        |       2683
  double Migration Count                        |          1
  no Migration Count                            |     497606
  g STTr Write                                  |     715132
  g STTr Reads                                  |     797087
  g Sram Write                                  |     106938
  g Sram Reads                                  |      17964
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |      20081
  e SRAM                                        |          1
  f SRAM                                        |        122
  g SRAM                                        |          1
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |     352396
  e STTR                                        |          1
  f STTR                                        |       2500
  g STTR                                        |       4621
  force Migration SramToSTTram                  |       9099
  force Migration STTramToSram                  |      40289
Branch predictor stats                          |           
  num correct                                   |   16582236
  num incorrect                                 |      80427
  misprediction rate                            |      0.48%
  mpki                                          |       0.32
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   26804252
    num misses                                  |          3
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |   72729646
    num misses                                  |    1031433
    miss rate                                   |      1.42%
    mpki                                        |       4.13
  L2 TLB                                        |           
    num accesses                                |    1031436
    num misses                                  |     130909
    miss rate                                   |     12.69%
    mpki                                        |       0.52
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   26804252
    num cache misses                            |       6543
    miss rate                                   |      0.02%
    mpki                                        |       0.03
  Cache L1-D                                    |           
    num cache accesses                          |   72729646
    num cache misses                            |    2621045
    miss rate                                   |      3.60%
    mpki                                        |      10.48
  Cache L2                                      |           
    num cache accesses                          |    2697786
    num cache misses                            |     874413
    miss rate                                   |     32.41%
    mpki                                        |       3.50
  Cache L3                                      |           
    num cache accesses                          |     944612
    num cache misses                            |     631361
    miss rate                                   |     66.84%
    mpki                                        |       2.53
DRAM summary                                    |           
  num dram accesses                             |     712456
  average dram access latency (ns)              |      58.37
  average dram queueing delay                   |       4.94
  average dram bandwidth utilization            |     10.00%
Coherency Traffic                               |           
  num loads from dram                           |     588485
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
