#//////////////////////////////////////////////////////////////////////////////////#
#//           Company: Centre for Hardware Security, TalTech (ESTONIA)           //#
#//        Engineer: Zain Ul Abidenen & Prof. Samuel Nascimento Pagliarini       //#
#//            Constraint file to force zeros/ones in reconfigurable LUTs        //#
#//                   Project Name: Obfuscation-based ASIC design                //#
#//                           Create Date: 2021-07-30 12:39:30                   //#
#//////////////////////////////////////////////////////////////////////////////////#
KEY = 010101100101100111111111100011111010101001011001010110010101100110110111011111100011100111111111111111
# instance (N10025_INST_0) LUT4 configured with h'5659
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10025_INST_0/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10025_INST_0/config_lut_mask_reg[15]/Q]
# instance (N10628_INST_0_i_1) LUT4 configured with h'FF8F
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N10628_INST_0_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10628_INST_0_i_1/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10628_INST_0_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N10628_INST_0_i_1/config_lut_mask_reg[15]/Q]
# instance (N10762_INST_0_i_1) LUT5 configured with h'AA595959
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N10762_INST_0_i_1/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N10762_INST_0_i_1/config_lut_mask_reg[31]/Q]
# instance (N1112_INST_0) LUT2 configured with h'B
set_logic_one [get_pins N1112_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N1112_INST_0/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N1112_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1112_INST_0/config_lut_mask_reg[3]/Q]
# instance (N1114_INST_0) LUT1 configured with h'1
set_logic_one [get_pins N1114_INST_0/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N1114_INST_0/config_lut_mask_reg[1]/Q]
# instance (N1489_INST_0) LUT 3 configured with h'DF
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N1489_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N1489_INST_0/config_lut_mask_reg[7]/Q]
# instance (N1781_INST_0) LUT2 configured with h'8
set_logic_zero [get_pins N1781_INST_0/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N1781_INST_0/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N1781_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1781_INST_0/config_lut_mask_reg[3]/Q]
# instance (N881_INST_0) LUT2 configured with h'E
set_logic_zero [get_pins N881_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N881_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N881_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N881_INST_0/config_lut_mask_reg[3]/Q]
# instance (N883_INST_0) LUT4 configured with h'7FFF
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N883_INST_0/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N883_INST_0/config_lut_mask_reg[15]/Q]
