Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 23:55:50 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (113)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (113)
--------------------------------
 There are 113 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.282        0.000                      0                 2676        0.101        0.000                      0                 2676        4.020        0.000                       0                  1750  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.282        0.000                      0                 2676        0.101        0.000                      0                 2676        4.020        0.000                       0                  1750  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 4.100ns (45.544%)  route 4.902ns (54.456%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.285 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[1]
                         net (fo=1, routed)           0.690     9.975    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[62]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 3.866ns (43.373%)  route 5.047ns (56.627%))
  Logic Levels:           18  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.051 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/O[1]
                         net (fo=1, routed)           0.835     9.886    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[54]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 3.983ns (44.827%)  route 4.902ns (55.173%))
  Logic Levels:           19  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.168 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/O[1]
                         net (fo=1, routed)           0.690     9.858    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[58]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.632    10.257    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 4.016ns (45.488%)  route 4.813ns (54.512%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.600     9.802    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.996ns (45.345%)  route 4.817ns (54.655%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.181 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[0]
                         net (fo=1, routed)           0.604     9.786    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[61]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.621    10.268    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 4.016ns (45.603%)  route 4.790ns (54.397%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.578     9.779    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 4.016ns (45.603%)  route 4.790ns (54.397%))
  Logic Levels:           20  (CARRY4=16 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/ush_reg_439_reg[0]/Q
                         net (fo=38, routed)          1.019     2.411    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_98_0[0]
    SLICE_X23Y36         LUT4 (Prop_lut4_I2_O)        0.323     2.734 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96/O
                         net (fo=4, routed)           0.876     3.610    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_96_n_0
    SLICE_X21Y35         LUT5 (Prop_lut5_I1_O)        0.326     3.936 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69/O
                         net (fo=8, routed)           0.988     4.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_69_n_0
    SLICE_X15Y38         LUT3 (Prop_lut3_I2_O)        0.150     5.074 f  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37/O
                         net (fo=7, routed)           0.635     5.710    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_37_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.326     6.036 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32/O
                         net (fo=1, routed)           0.694     6.729    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_32_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.324 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.324    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_17_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_16_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.558 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.558    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_15_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.675    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0_i_14_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.792 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.792    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_22_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.909 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.909    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_21_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.026 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.026    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_20_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.143 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.143    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_19_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.260 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.260    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product_i_18_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.377 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_20_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.494 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.494    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_19_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.611 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.611    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg_i_18_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.728 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.728    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_4_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.845    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.962    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.201 r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg_i_1/O[2]
                         net (fo=6, routed)           0.578     9.779    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/sub_ln17_fu_271_p2[63]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.627    10.262    bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_10_reg_479_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X33Y72         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/r_tdata[58]
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_10_reg_479_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_10_reg_479_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/tmp_10_reg_479_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X29Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/first_q[3]
    SLICE_X30Y69         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X30Y69         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.540    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X28Y69         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.104     0.655    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/first_q[2]
    SLICE_X30Y69         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X30Y69         SRL16E                                       r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.526    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X40Y46         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=4, routed)           0.066     0.617    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[17]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[14]_i_1__2/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]_0
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X38Y48         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.049     0.623    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[1]
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.668 r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.668    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]_1
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/conv_reg_474_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.610%)  route 0.104ns (42.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y63         FDRE                                         r  bd_0_i/hls_inst/inst/conv_reg_474_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/conv_reg_474_reg[42]/Q
                         net (fo=1, routed)           0.104     0.655    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/Q[13]
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X30Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[42]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X40Y47         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=4, routed)           0.076     0.627    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[8]
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[8]_i_1__2/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]_0
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X41Y47         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/div_reg_469_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/r_tdata_1[16]
    SLICE_X29Y63         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_469_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y63         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_469_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/div_reg_469_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X34Y64         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.117     0.691    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[1]
    SLICE_X32Y64         SRL16E                                       r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X32Y64         SRL16E                                       r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl10/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X32Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.541    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl10
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/div_reg_469_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X31Y64         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/r_tdata_1[19]
    SLICE_X28Y64         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_469_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1754, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y64         FDRE                                         r  bd_0_i/hls_inst/inst/div_reg_469_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y64         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/div_reg_469_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y13   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y15   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X3Y16   bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y15   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y17   bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y13   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/tmp_product__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y16   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U6/fn1_mul_64s_64s_64_5_1_Multiplier_0_U/buff1_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][5]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y46  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y65  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK



