/*
 * Copyright (c) 2022 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

/dts-v1/;
#include <nordic/nrf5340_cpuapp_qkaa.dtsi>
#include "nrf5340_cpuapp_common.dtsi"
#include "nrf7002dk_nrf5340_cpuapp-pinctrl.dtsi"

/ {
	model = "Nordic NRF7002 DK NRF5340 Application";
	compatible = "nordic,nrf7002-dk-nrf5340-cpuapp";

	chosen {
		zephyr,sram = &sram0_image;
		zephyr,flash = &flash0;
		zephyr,code-partition = &slot0_partition;
		zephyr,sram-secure-partition = &sram0_s;
		zephyr,sram-non-secure-partition = &sram0_ns;
		zephyr,wifi = &nordic_wlan0;
	};

	nrf70_tx_power_ceiling: nrf70_tx_power_ceiling_node {
		status = "okay";
		compatible = "nordic,nrf700x-tx-power-ceiling";
		max-pwr-2g-dsss = <0x54>;
		max-pwr-2g-mcs0 = <0x40>;
		max-pwr-2g-mcs7 = <0x40>;
		max-pwr-5g-low-mcs0 = <0x24>;
		max-pwr-5g-low-mcs7 = <0x24>;
		max-pwr-5g-mid-mcs0 = <0x2C>;
		max-pwr-5g-mid-mcs7 = <0x2C>;
		max-pwr-5g-high-mcs0 = <0x34>;
		max-pwr-5g-high-mcs7 = <0x34>;
	};
};

&i2c1 {
	pn532_sens1: as5600@24 {
		compatible = "ams,as5600";
		reg = <0x24>;
	};
};

&dppic {
	status = "okay";
};
&i2c2 {
	status = "okay";
	pinctrl-0 = <&i2c2_default>;
	pinctrl-names = "default";
	pn532_sens2: as5600@24 {
		compatible = "ams,as5600";
		reg = <0x24>;
	};
};

&i2c3 {
	status = "okay";
	pinctrl-0 = <&i2c3_default>;
	pinctrl-names = "default";
	pn532_sens3: as5600@24 {
		compatible = "ams,as5600";
		reg = <0x24>;
	};
};

&pinctrl {
	i2c2_default: i2c2_default {
		group1 {
			psels = <NRF_PSEL(TWIM_SCL, 0, 26)>, <NRF_PSEL(TWIM_SDA, 0, 25)>;
		};
	};

	i2c3_default: i2c3_default {
		group1 {
			psels = <NRF_PSEL(TWIM_SCL, 0, 7)>, <NRF_PSEL(TWIM_SDA, 0, 6)>;
		};
	};
};

