$date
	Tue Sep 05 15:55:46 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jkff $end
$var wire 1 ! q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$scope module dff $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
1"
x!
$end
#5
1!
0#
1$
#10
0$
#13
1#
#15
0!
1$
#20
0$
#24
0#
0"
#25
1$
#30
0$
#35
1$
#37
