Timing Analyzer report for top
Fri Oct 18 11:33:44 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; top                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 238.44 MHz ; 238.44 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.194 ; -358.206           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -318.244                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.194 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.115      ;
; -3.193 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 4.113      ;
; -3.187 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.108      ;
; -3.185 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 4.103      ;
; -3.165 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.086      ;
; -3.163 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.084      ;
; -3.153 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.074      ;
; -3.122 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 4.041      ;
; -3.121 ; segdisplay:segdisplay_inst|cnt_data[20]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.042      ;
; -3.109 ; segdisplay:segdisplay_inst|c_status[1]                                                                 ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.074     ; 4.036      ;
; -3.109 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.030      ;
; -3.092 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 4.010      ;
; -3.090 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 4.009      ;
; -3.088 ; segdisplay:segdisplay_inst|cnt_data[13]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 4.008      ;
; -3.084 ; segdisplay:segdisplay_inst|cnt_data[17]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 4.005      ;
; -3.070 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.991      ;
; -3.062 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.980      ;
; -3.060 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.979      ;
; -3.053 ; segdisplay:segdisplay_inst|cnt_data[16]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.974      ;
; -3.039 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.957      ;
; -3.025 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 3.945      ;
; -3.010 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.928      ;
; -3.000 ; segdisplay:segdisplay_inst|cnt_data[10]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 3.920      ;
; -2.995 ; segdisplay:segdisplay_inst|cnt_data[19]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.916      ;
; -2.992 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.911      ;
; -2.976 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.895      ;
; -2.972 ; segdisplay:segdisplay_inst|c_status[1]                                                                 ; segdisplay:segdisplay_inst|num[1]                                                                                 ; clk          ; clk         ; 1.000        ; -0.074     ; 3.899      ;
; -2.946 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.864      ;
; -2.944 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.863      ;
; -2.942 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.860      ;
; -2.916 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.834      ;
; -2.914 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.833      ;
; -2.893 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.811      ;
; -2.877 ; segdisplay:segdisplay_inst|c_status[2]                                                                 ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.074     ; 3.804      ;
; -2.864 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.782      ;
; -2.859 ; segdisplay:segdisplay_inst|cnt_data[22]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.780      ;
; -2.846 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.765      ;
; -2.835 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 3.755      ;
; -2.834 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.081     ; 3.754      ;
; -2.832 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.073     ; 3.760      ;
; -2.831 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.073     ; 3.759      ;
; -2.831 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.750      ;
; -2.830 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.749      ;
; -2.820 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.082     ; 3.739      ;
; -2.818 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.073     ; 3.746      ;
; -2.815 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.073     ; 3.743      ;
; -2.800 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.718      ;
; -2.798 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.717      ;
; -2.797 ; segdisplay:segdisplay_inst|cnt_data[5]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.716      ;
; -2.797 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.082     ; 3.716      ;
; -2.796 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.714      ;
; -2.795 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.713      ;
; -2.772 ; segdisplay:segdisplay_inst|cnt_data[27]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.693      ;
; -2.771 ; segdisplay:segdisplay_inst|cnt_data[21]                                                                ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.692      ;
; -2.771 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.080     ; 3.692      ;
; -2.770 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                 ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.688      ;
; -2.768 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                 ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.687      ;
; -2.767 ; segdisplay:segdisplay_inst|cnt_data[5]                                                                 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.686      ;
; -2.766 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.684      ;
; -2.747 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.665      ;
; -2.741 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.662      ;
; -2.735 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.073     ; 3.663      ;
; -2.734 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.655      ;
; -2.732 ; segdisplay:segdisplay_inst|c_status[2]                                                                 ; segdisplay:segdisplay_inst|num[1]                                                                                 ; clk          ; clk         ; 1.000        ; -0.074     ; 3.659      ;
; -2.731 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.073     ; 3.659      ;
; -2.730 ; segdisplay:segdisplay_inst|cnt_data[13]                                                                ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.081     ; 3.650      ;
; -2.729 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.073     ; 3.657      ;
; -2.729 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.073     ; 3.657      ;
; -2.718 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.636      ;
; -2.712 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.633      ;
; -2.710 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.631      ;
; -2.703 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.625      ;
; -2.702 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.621      ;
; -2.702 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.623      ;
; -2.701 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.079     ; 3.623      ;
; -2.700 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                ; segdisplay:segdisplay_inst|cnt_data[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.622      ;
; -2.700 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.619      ;
; -2.700 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.621      ;
; -2.700 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.080     ; 3.621      ;
; -2.699 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                ; segdisplay:segdisplay_inst|cnt_data[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.620      ;
; -2.697 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                ; segdisplay:segdisplay_inst|cnt_data[3]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.619      ;
; -2.697 ; segdisplay:segdisplay_inst|c_status[0]                                                                 ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.074     ; 3.624      ;
; -2.696 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.618      ;
; -2.696 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                ; segdisplay:segdisplay_inst|cnt_data[3]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.617      ;
; -2.695 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                ; segdisplay:segdisplay_inst|cnt_data[8]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.617      ;
; -2.694 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.079     ; 3.616      ;
; -2.694 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                ; segdisplay:segdisplay_inst|cnt_data[8]                                                                            ; clk          ; clk         ; 1.000        ; -0.080     ; 3.615      ;
; -2.693 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                ; segdisplay:segdisplay_inst|cnt_data[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.615      ;
; -2.692 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.083     ; 3.610      ;
; -2.690 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                ; segdisplay:segdisplay_inst|cnt_data[3]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.612      ;
; -2.688 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                ; segdisplay:segdisplay_inst|cnt_data[8]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.610      ;
; -2.685 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.604      ;
; -2.684 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                           ; clk          ; clk         ; 1.000        ; -0.082     ; 3.603      ;
; -2.675 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 3.595      ;
; -2.674 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 1.000        ; -0.081     ; 3.594      ;
; -2.674 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.596      ;
; -2.672 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.079     ; 3.594      ;
; -2.672 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.594      ;
; -2.671 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                ; segdisplay:segdisplay_inst|cnt_data[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.079     ; 3.593      ;
; -2.670 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.079     ; 3.592      ;
+--------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|write_second_reg[6]                                                                    ; ds1302_test:ds1302_test_m0|write_second_reg[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.792      ;
; 0.501 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.508 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[5]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[1]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.804      ;
; 0.526 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_ACK                                                           ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_ACK                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.823      ;
; 0.530 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.824      ;
; 0.530 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.824      ;
; 0.531 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.825      ;
; 0.533 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.826      ;
; 0.533 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.826      ;
; 0.534 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.829      ;
; 0.535 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.550 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.551 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.844      ;
; 0.554 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.847      ;
; 0.646 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[5]                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.939      ;
; 0.648 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.941      ;
; 0.649 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[3]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.943      ;
; 0.650 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[7]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.943      ;
; 0.651 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.945      ;
; 0.652 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.945      ;
; 0.653 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.946      ;
; 0.667 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.961      ;
; 0.668 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.962      ;
; 0.669 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.963      ;
; 0.671 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.965      ;
; 0.672 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.966      ;
; 0.672 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.966      ;
; 0.675 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.968      ;
; 0.675 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.969      ;
; 0.678 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[6]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.971      ;
; 0.680 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[0]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.973      ;
; 0.682 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[3]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.975      ;
; 0.683 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.976      ;
; 0.683 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[1]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.976      ;
; 0.685 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.978      ;
; 0.686 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.979      ;
; 0.687 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[2]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.980      ;
; 0.693 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_ACK                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.986      ;
; 0.706 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_YEAR                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_YEAR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_ACK                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.718 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_second[6]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.011      ;
; 0.722 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.015      ;
; 0.724 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.732 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.025      ;
; 0.738 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.035      ;
; 0.743 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 258.13 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.874 ; -317.664          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -318.244                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.874 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.803      ;
; -2.871 ; segdisplay:segdisplay_inst|c_status[1]                                                                  ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.066     ; 3.807      ;
; -2.871 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.801      ;
; -2.866 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.796      ;
; -2.838 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.768      ;
; -2.837 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.767      ;
; -2.829 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.759      ;
; -2.818 ; segdisplay:segdisplay_inst|cnt_data[20]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.748      ;
; -2.791 ; segdisplay:segdisplay_inst|cnt_data[13]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.720      ;
; -2.781 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.711      ;
; -2.779 ; segdisplay:segdisplay_inst|cnt_data[17]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.709      ;
; -2.761 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.691      ;
; -2.759 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.688      ;
; -2.744 ; segdisplay:segdisplay_inst|cnt_data[16]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.674      ;
; -2.734 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.661      ;
; -2.714 ; segdisplay:segdisplay_inst|c_status[1]                                                                  ; segdisplay:segdisplay_inst|num[1]                                                                                 ; clk          ; clk         ; 1.000        ; -0.066     ; 3.650      ;
; -2.703 ; segdisplay:segdisplay_inst|cnt_data[10]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.632      ;
; -2.685 ; segdisplay:segdisplay_inst|cnt_data[19]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.615      ;
; -2.669 ; segdisplay:segdisplay_inst|c_status[2]                                                                  ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.066     ; 3.605      ;
; -2.651 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.579      ;
; -2.608 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.535      ;
; -2.604 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.531      ;
; -2.604 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.532      ;
; -2.570 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.497      ;
; -2.569 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.496      ;
; -2.565 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.493      ;
; -2.564 ; segdisplay:segdisplay_inst|cnt_data[22]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.494      ;
; -2.556 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.485      ;
; -2.548 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.065     ; 3.485      ;
; -2.545 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.065     ; 3.482      ;
; -2.536 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.065     ; 3.473      ;
; -2.536 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.065     ; 3.473      ;
; -2.536 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.463      ;
; -2.532 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.065     ; 3.469      ;
; -2.529 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.065     ; 3.466      ;
; -2.525 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.453      ;
; -2.521 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.065     ; 3.458      ;
; -2.521 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.065     ; 3.458      ;
; -2.517 ; segdisplay:segdisplay_inst|c_status[0]                                                                  ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.066     ; 3.453      ;
; -2.515 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.072     ; 3.445      ;
; -2.514 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.442      ;
; -2.507 ; segdisplay:segdisplay_inst|c_status[2]                                                                  ; segdisplay:segdisplay_inst|num[1]                                                                                 ; clk          ; clk         ; 1.000        ; -0.066     ; 3.443      ;
; -2.493 ; segdisplay:segdisplay_inst|cnt_data[21]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.423      ;
; -2.487 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                  ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.074     ; 3.415      ;
; -2.482 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.409      ;
; -2.479 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.409      ;
; -2.478 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.405      ;
; -2.478 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.406      ;
; -2.474 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.404      ;
; -2.473 ; segdisplay:segdisplay_inst|cnt_data[13]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.402      ;
; -2.472 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                  ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.074     ; 3.400      ;
; -2.467 ; segdisplay:segdisplay_inst|cnt_data[27]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.397      ;
; -2.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                               ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.076     ; 3.380      ;
; -2.446 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.376      ;
; -2.445 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.375      ;
; -2.444 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.371      ;
; -2.443 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.370      ;
; -2.439 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.367      ;
; -2.437 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.367      ;
; -2.432 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 3.361      ;
; -2.432 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 3.361      ;
; -2.432 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.071     ; 3.363      ;
; -2.429 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                  ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.358      ;
; -2.426 ; segdisplay:segdisplay_inst|cnt_data[20]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.356      ;
; -2.417 ; segdisplay:segdisplay_inst|c_status[2]                                                                  ; segdisplay:segdisplay_inst|num[3]                                                                                 ; clk          ; clk         ; 1.000        ; -0.066     ; 3.353      ;
; -2.410 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.337      ;
; -2.410 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.337      ;
; -2.409 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 1.000        ; -0.070     ; 3.341      ;
; -2.400 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.328      ;
; -2.399 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.327      ;
; -2.397 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.065     ; 3.334      ;
; -2.396 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.328      ;
; -2.395 ; segdisplay:segdisplay_inst|cnt_data[11]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.324      ;
; -2.394 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.070     ; 3.326      ;
; -2.394 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.065     ; 3.331      ;
; -2.393 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.325      ;
; -2.391 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.323      ;
; -2.389 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.321      ;
; -2.389 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.319      ;
; -2.388 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.074     ; 3.316      ;
; -2.387 ; segdisplay:segdisplay_inst|cnt_data[17]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.317      ;
; -2.387 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.319      ;
; -2.385 ; segdisplay:segdisplay_inst|cnt_data[10]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.073     ; 3.314      ;
; -2.385 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.065     ; 3.322      ;
; -2.385 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.065     ; 3.322      ;
; -2.385 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.070     ; 3.317      ;
; -2.384 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.316      ;
; -2.382 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.314      ;
; -2.381 ; segdisplay:segdisplay_inst|c_status[2]                                                                  ; segdisplay:segdisplay_inst|num[2]                                                                                 ; clk          ; clk         ; 1.000        ; -0.066     ; 3.317      ;
; -2.381 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 3.312      ;
; -2.380 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; clk          ; clk         ; 1.000        ; -0.073     ; 3.309      ;
; -2.380 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.312      ;
; -2.379 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[14]                                                                           ; clk          ; clk         ; 1.000        ; -0.071     ; 3.310      ;
; -2.377 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 3.308      ;
; -2.375 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 3.306      ;
; -2.373 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                            ; clk          ; clk         ; 1.000        ; -0.071     ; 3.304      ;
; -2.371 ; segdisplay:segdisplay_inst|cnt_data[18]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.301      ;
; -2.371 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.075     ; 3.298      ;
; -2.369 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                            ; clk          ; clk         ; 1.000        ; -0.072     ; 3.299      ;
; -2.366 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                            ; clk          ; clk         ; 1.000        ; -0.070     ; 3.298      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|write_second_reg[6]                                                                    ; ds1302_test:ds1302_test_m0|write_second_reg[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.724      ;
; 0.462 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.730      ;
; 0.470 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.476 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.479 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[1]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[5]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.481 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.749      ;
; 0.487 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_ACK                                                           ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.756      ;
; 0.488 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.756      ;
; 0.489 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.757      ;
; 0.489 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.756      ;
; 0.490 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_ACK                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.496 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.764      ;
; 0.516 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.784      ;
; 0.517 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.785      ;
; 0.519 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.787      ;
; 0.602 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[5]                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.870      ;
; 0.604 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.872      ;
; 0.605 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[3]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.874      ;
; 0.606 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.874      ;
; 0.607 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[7]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.875      ;
; 0.609 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.877      ;
; 0.609 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.877      ;
; 0.610 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.878      ;
; 0.622 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.891      ;
; 0.624 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_YEAR                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.892      ;
; 0.624 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.892      ;
; 0.624 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.892      ;
; 0.626 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.894      ;
; 0.627 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.895      ;
; 0.628 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.896      ;
; 0.628 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.896      ;
; 0.630 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_YEAR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_ACK                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.898      ;
; 0.630 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.898      ;
; 0.635 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[6]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.903      ;
; 0.635 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_second[6]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.902      ;
; 0.635 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[1]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.903      ;
; 0.638 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[0]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.906      ;
; 0.638 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[2]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.906      ;
; 0.640 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[3]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.908      ;
; 0.641 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.909      ;
; 0.643 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.911      ;
; 0.643 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_ACK                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.911      ;
; 0.643 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.911      ;
; 0.657 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.922      ;
; 0.667 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.672 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.940      ;
; 0.675 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.943      ;
; 0.686 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|ds1302_io_dir                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.843 ; -48.669           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -277.168                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.843 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.792      ;
; -0.840 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.790      ;
; -0.839 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.788      ;
; -0.836 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.786      ;
; -0.830 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.779      ;
; -0.826 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.776      ;
; -0.796 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.745      ;
; -0.788 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.738      ;
; -0.775 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.724      ;
; -0.772 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.722      ;
; -0.771 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.720      ;
; -0.768 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.718      ;
; -0.762 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.711      ;
; -0.758 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.708      ;
; -0.728 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.677      ;
; -0.725 ; segdisplay:segdisplay_inst|cnt_data[30]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.677      ;
; -0.723 ; segdisplay:segdisplay_inst|cnt_data[24]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.675      ;
; -0.720 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.670      ;
; -0.718 ; segdisplay:segdisplay_inst|cnt_data[12]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.036     ; 1.669      ;
; -0.717 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.036     ; 1.668      ;
; -0.714 ; segdisplay:segdisplay_inst|cnt_data[31]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.666      ;
; -0.710 ; segdisplay:segdisplay_inst|cnt_data[28]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.662      ;
; -0.710 ; segdisplay:segdisplay_inst|cnt_data[25]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.662      ;
; -0.709 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.658      ;
; -0.707 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.656      ;
; -0.704 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.654      ;
; -0.703 ; segdisplay:segdisplay_inst|c_status[1]                                                                  ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.030     ; 1.660      ;
; -0.703 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.652      ;
; -0.702 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.662      ;
; -0.701 ; segdisplay:segdisplay_inst|cnt_data[5]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.651      ;
; -0.700 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.650      ;
; -0.699 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.027     ; 1.659      ;
; -0.698 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.027     ; 1.658      ;
; -0.698 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[5]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.658      ;
; -0.697 ; segdisplay:segdisplay_inst|cnt_data[5]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.647      ;
; -0.695 ; segdisplay:segdisplay_inst|cnt_data[26]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.647      ;
; -0.694 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.643      ;
; -0.694 ; segdisplay:segdisplay_inst|cnt_data[20]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.646      ;
; -0.691 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.641      ;
; -0.690 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[27]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.640      ;
; -0.689 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.649      ;
; -0.686 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.027     ; 1.646      ;
; -0.685 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.027     ; 1.645      ;
; -0.685 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[6]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.645      ;
; -0.678 ; segdisplay:segdisplay_inst|cnt_data[29]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.630      ;
; -0.674 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.623      ;
; -0.669 ; segdisplay:segdisplay_inst|cnt_data[17]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.621      ;
; -0.668 ; segdisplay:segdisplay_inst|cnt_data[13]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.036     ; 1.619      ;
; -0.660 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.609      ;
; -0.658 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.607      ;
; -0.658 ; segdisplay:segdisplay_inst|c_status[2]                                                                  ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.030     ; 1.615      ;
; -0.655 ; segdisplay:segdisplay_inst|cnt_data[16]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.607      ;
; -0.654 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.603      ;
; -0.653 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.603      ;
; -0.652 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[26]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.602      ;
; -0.651 ; segdisplay:segdisplay_inst|c_status[1]                                                                  ; segdisplay:segdisplay_inst|num[1]                                                                                 ; clk          ; clk         ; 1.000        ; -0.030     ; 1.608      ;
; -0.641 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.590      ;
; -0.641 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.590      ;
; -0.640 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.036     ; 1.591      ;
; -0.639 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[25]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.588      ;
; -0.638 ; segdisplay:segdisplay_inst|cnt_data[19]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.035     ; 1.590      ;
; -0.637 ; segdisplay:segdisplay_inst|cnt_data[7]                                                                  ; segdisplay:segdisplay_inst|cnt_data[31]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.587      ;
; -0.637 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.035     ; 1.589      ;
; -0.636 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[25]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.586      ;
; -0.635 ; segdisplay:segdisplay_inst|cnt_data[3]                                                                  ; segdisplay:segdisplay_inst|cnt_data[24]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.584      ;
; -0.635 ; segdisplay:segdisplay_inst|cnt_data[10]                                                                 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.036     ; 1.586      ;
; -0.633 ; segdisplay:segdisplay_inst|cnt_data[7]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; segdisplay:segdisplay_inst|cnt_data[5]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.583      ;
; -0.632 ; segdisplay:segdisplay_inst|cnt_data[1]                                                                  ; segdisplay:segdisplay_inst|cnt_data[24]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.582      ;
; -0.629 ; segdisplay:segdisplay_inst|cnt_data[5]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.579      ;
; -0.627 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.036     ; 1.578      ;
; -0.626 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[25]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.575      ;
; -0.623 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.573      ;
; -0.623 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[15]                                                                           ; clk          ; clk         ; 1.000        ; -0.035     ; 1.575      ;
; -0.622 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[25]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.572      ;
; -0.619 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.579      ;
; -0.618 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                               ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.037     ; 1.568      ;
; -0.616 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.027     ; 1.576      ;
; -0.615 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.027     ; 1.575      ;
; -0.615 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[10] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.575      ;
; -0.606 ; segdisplay:segdisplay_inst|cnt_data[6]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.555      ;
; -0.605 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                  ; segdisplay:segdisplay_inst|cnt_data[30]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.554      ;
; -0.598 ; segdisplay:segdisplay_inst|cnt_data[8]                                                                  ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.037     ; 1.548      ;
; -0.595 ; segdisplay:segdisplay_inst|c_status[0]                                                                  ; segdisplay:segdisplay_inst|num[0]                                                                                 ; clk          ; clk         ; 1.000        ; -0.030     ; 1.552      ;
; -0.593 ; segdisplay:segdisplay_inst|c_status[2]                                                                  ; segdisplay:segdisplay_inst|num[1]                                                                                 ; clk          ; clk         ; 1.000        ; -0.030     ; 1.550      ;
; -0.592 ; segdisplay:segdisplay_inst|cnt_data[2]                                                                  ; segdisplay:segdisplay_inst|cnt_data[24]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.541      ;
; -0.590 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                  ; segdisplay:segdisplay_inst|cnt_data[29]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.539      ;
; -0.587 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                  ; segdisplay:segdisplay_inst|cnt_data[1]                                                                            ; clk          ; clk         ; 1.000        ; -0.037     ; 1.537      ;
; -0.586 ; segdisplay:segdisplay_inst|cnt_data[9]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.535      ;
; -0.585 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.535      ;
; -0.585 ; segdisplay:segdisplay_inst|cnt_data[4]                                                                  ; segdisplay:segdisplay_inst|cnt_data[28]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.535      ;
; -0.584 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.534      ;
; -0.584 ; segdisplay:segdisplay_inst|cnt_data[0]                                                                  ; segdisplay:segdisplay_inst|cnt_data[24]                                                                           ; clk          ; clk         ; 1.000        ; -0.037     ; 1.534      ;
; -0.583 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[8]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.543      ;
; -0.582 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[11] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.542      ;
; -0.580 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 1.000        ; -0.034     ; 1.533      ;
; -0.580 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[8]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.027     ; 1.540      ;
; -0.579 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[11] ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 1.000        ; -0.027     ; 1.539      ;
; -0.579 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[8]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 1.000        ; -0.027     ; 1.539      ;
; -0.579 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_cnt[8]  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 1.000        ; -0.027     ; 1.539      ;
+--------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|write_second_reg[6]                                                                    ; ds1302_test:ds1302_test_m0|write_second_reg[6]                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[1]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[5]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_ACK                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.215 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; segdisplay:segdisplay_inst|c_status[0]                                                                            ; segdisplay:segdisplay_inst|c_status[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; segdisplay:segdisplay_inst|num[2]                                                                                 ; segdisplay:segdisplay_inst|seg_data[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.341      ;
; 0.220 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_ACK                                                           ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.342      ;
; 0.254 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[5]                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[3]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[7]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.265 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_YEAR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_ACK                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_YEAR                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[6]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[1]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_second[6]                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[0]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[2]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_ACK                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[3]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; segdisplay:segdisplay_inst|num[3]                                                                                 ; segdisplay:segdisplay_inst|seg_data[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.286 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.038      ; 0.408      ;
; 0.290 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.411      ;
; 0.292 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|ds1302_io_dir                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.414      ;
; 0.293 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.194   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.194   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -358.206 ; 0.0   ; 0.0      ; 0.0     ; -318.244            ;
;  clk             ; -358.206 ; 0.000 ; N/A      ; N/A     ; -318.244            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rtc_sclk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rtc_ce        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[4] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[5] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[6] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_choice[7] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[4] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[5] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[6] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_number[7] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rtc_data      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rtc_data                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rtc_sclk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rtc_ce        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_choice[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rtc_data      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rtc_sclk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rtc_ce        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_choice[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_choice[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_number[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rtc_data      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rtc_sclk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rtc_ce        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_choice[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_choice[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_choice[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_choice[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_choice[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_choice[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_choice[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_choice[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[4] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[5] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[6] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_number[7] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rtc_data      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2083     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2083     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 211   ; 211  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; rtc_ce        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_sclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; rtc_ce        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_sclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_choice[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_number[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Oct 18 11:33:40 2024
Info: Command: quartus_sta rtc -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.194            -358.206 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -318.244 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.874
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.874            -317.664 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -318.244 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.843             -48.669 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -277.168 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Fri Oct 18 11:33:44 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


