;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	JMN @300, 0
	ADD #30, 3
	JMP @277, 200
	JMP @277, 200
	JMP @277, 200
	JMN 7, <46
	ADD 7, @46
	JMZ @30, 3
	MOV -8, <-20
	SUB 3, 129
	DJN @277, 200
	SUB 7, @46
	ADD 793, @24
	JMN @277, 200
	SUB 0, 12
	CMP 7, @46
	CMP 7, @46
	CMP @3, 0
	MOV 277, 200
	MOV @-3, 0
	JMN 3, 20
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	SLT #30, 3
	SLT #30, 3
	SLT #30, 3
	SUB 3, 20
	SPL 0, <403
	SUB 30, 9
	JMN 3, 129
	SUB 30, 291
	MOV @-3, 0
	SUB 30, 293
	JMP @277, #204
	JMP @277, #204
	MOV -8, <-20
	SUB @128, 106
	MOV -8, <-20
	JMZ 57, <46
	MOV -8, <-20
	MOV -8, <-20
	MOV -8, <-20
	JMP @82, #200
	ADD 280, 60
	MOV 0, 403
