;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL @630, 202
	SUB @6, 2
	ADD 271, 60
	SUB @121, 303
	ADD 271, 60
	SUB @121, 303
	DJN @270, @1
	CMP 20, @13
	SPL 0, <330
	ADD 36, 20
	SLT <300, 90
	SLT -1, @-2
	SLT -0, 3
	DJN @270, @1
	SUB 12, @18
	ADD 0, 10
	ADD 270, 60
	DJN -1, @-20
	JMZ 1, @70
	SUB <21, 6
	DJN @270, @1
	DJN @270, @1
	JMZ 1, @70
	ADD 0, 10
	CMP @121, 103
	DJN @270, @1
	SPL -63, 20
	DJN -1, -2
	SUB #630, 402
	ADD 271, 60
	ADD 271, 60
	SPL 1, <2
	SUB 270, 61
	SLT -1, @-2
	SPL @630, 202
	DJN -1, @-20
	SPL @630, 202
	SPL 1, <2
	SUB @127, @106
	SPL 0, <332
	SPL @630, 202
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SUB 270, 61
	SPL 0, <922
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SLT @121, 103
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <-20
	DJN @-1, -22
	MOV @121, 103
	SUB 0, @12
	SUB 0, @12
	MOV #72, @290
	ADD 211, 30
	DJN -1, @-20
	SUB 0, -3
	CMP <13, 0
	SUB 3, @30
	MOV -1, <-20
	MOV -1, <-20
	CMP -7, <-120
	SLT -700, -1
	DJN @12, <200
	SUB @121, 103
	SUB 3, @36
	JMN 107, <100
	JMN 107, <100
	MOV <13, 0
	SLT @141, 173
	SUB @-127, 100
	SLT 100, -101
	ADD #270, <0
	ADD 210, 30
	SLT @141, 173
	MOV 3, @36
	SUB 3, @36
	SUB 3, @36
	SUB 3, @36
	MOV <13, 0
	SPL @-1, -22
	ADD @141, 173
	MOV <13, 0
	ADD @-30, 9
	SPL 0, <922
	ADD 210, 30
	CMP -207, <-126
	DJN -1, @-20
	MOV -7, <-20
	SUB -7, <-120
	SPL 0, <922
