

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e87d3c5484df46397599304174d6ee4c  /home/gpuser/Documents/gpgpu-sim_UVM_1/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_1/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_1/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_ePnpYZ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401911, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HJKc47"
Running: cat _ptx_HJKc47 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Bzt19f
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Bzt19f --output-file  /dev/null 2> _ptx_HJKc47info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HJKc47 _ptx2_Bzt19f _ptx_HJKc47info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x4017e1, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9289
gpu_sim_insn = 1245376
gpu_ipc =     134.0700
gpu_tot_sim_cycle = 534412
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       2.3304
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5902
partiton_reqs_in_parallel = 204358
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.3824
partiton_reqs_in_parallel_util = 204358
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 9289
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =      22.6527 GB/Sec
L2_BW_total  =       0.3937 GB/Sec
gpu_total_sim_rate=38918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 3611
	L1I_total_cache_miss_rate = 0.1596
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9607
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19021
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3611
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9607
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 4889
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15963	W0_Idle:30205	W0_Scoreboard:29359	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 496 
averagemflatency = 350 
max_icnt2mem_latency = 130 
max_icnt2sh_latency = 534411 
mrq_lat_table:240 	27 	31 	76 	72 	87 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	266 	1869 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	571 	58 	58 	0 	1522 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	295 	577 	1127 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      1164      1166      1185      1189         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      1168      1172      1194      1210         0         0         0      4358      1562      3488         0         0         0         0 
dram[2]:         0         0      1149      1151      1191      3148      7782         0      8756         0         0         0         0         0         0         0 
dram[3]:         0         0      1154      1157      1161      1164         0      5214      6070         0         0         0      9276         0         0         0 
dram[4]:         0         0      1161      1162      1172      1166      3502         0         0         0         0      3824         0         0       228       789 
dram[5]:         0         0      1155      1156      1175      1182      6926         0      7248         0         0         0      7768         0      1844      1408 
dram[6]:         0         0      1159      1161      1184      1187         0         0         0      4680      5536      8002         0         0         0      6912 
dram[7]:         0         0      1161      1159      1182      1185         0         0      2747         0         0         0         0         0         0         0 
dram[8]:         0         0      4893      1165      1189      1196         0         0         0         0      6392         0         0         0         0         0 
dram[9]:         0         0      1161      1163      1182      1186         0         0      3111         0         0         0         0         0         0         0 
dram[10]:         0         0      1165      1169      1189      1206      9188         0         0         0      5200         0         0         0         0      8522 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none        1437      1476      1373      1377    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none        1477      1513      1427      1436    none      none      none         170      1919       170    none      none      none      none  
dram[2]:     none      none        1395      1467      1370      1256       170    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none        1505      1510      1347      1388    none         144       170    none      none      none         170    none      none      none  
dram[4]:     none      none        1478      1524      1378      1317       170    none      none      none      none         352    none      none           0         0
dram[5]:     none      none        1376      1474      1251      1338       170    none         352    none      none      none         170    none           0         0
dram[6]:     none      none        1429      1485      1342      1359    none      none      none         352       352       250    none      none      none         170
dram[7]:     none      none        1514      1501      1516      1463    none      none         352    none      none      none      none      none      none      none  
dram[8]:     none      none        1254      1510      1460      1460    none      none      none      none         352    none      none      none      none      none  
dram[9]:     none      none        1437      1506      1340      1385    none      none        1262    none      none      none      none      none      none      none  
dram[10]:     none      none        1509      1520      1436      1391       119    none      none      none         170    none      none      none      none         170
maximum mf latency per bank:
dram[0]:        252         0       384       402       436       442         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       389       405       441       457         0         0         0       341       358       341         0         0         0         0
dram[2]:          0         0       370       405       434       458       341         0       250         0         0         0         0         0         0         0
dram[3]:          0         0       401       415       432       459         0       341       341         0         0         0       341         0         0         0
dram[4]:          0         0       391       409       455       456       341         0         0         0         0       352         0         0         0         0
dram[5]:          0         0       360       401       417       456       341         0       352         0         0         0       341         0         0         0
dram[6]:          0         0       377       396       425       449         0         0         0       352       352       250         0         0         0       341
dram[7]:          0         0       416       416       496       474         0         0       352         0         0         0         0         0         0         0
dram[8]:          0         0       395       406       448       469         0         0         0         0       352         0         0         0         0         0
dram[9]:          0         0       377       413       425       462         0         0       352         0         0         0         0         0         0         0
dram[10]:          0         0       405       418       460       463       239         0         0         0       341         0         0         0         0       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17054 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.0218
n_activity=466 dram_eff=0.8069
bk0: 4a 17228i bk1: 0a 17247i bk2: 32a 17176i bk3: 32a 17120i bk4: 60a 17023i bk5: 60a 16936i bk6: 0a 17246i bk7: 0a 17246i bk8: 0a 17247i bk9: 0a 17247i bk10: 0a 17247i bk11: 0a 17247i bk12: 0a 17247i bk13: 0a 17247i bk14: 0a 17247i bk15: 0a 17247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0711428
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17036 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.02342
n_activity=599 dram_eff=0.6745
bk0: 0a 17245i bk1: 0a 17247i bk2: 32a 17173i bk3: 32a 17135i bk4: 60a 17033i bk5: 60a 16971i bk6: 0a 17248i bk7: 0a 17248i bk8: 0a 17249i bk9: 4a 17223i bk10: 8a 17195i bk11: 4a 17219i bk12: 0a 17244i bk13: 0a 17244i bk14: 0a 17245i bk15: 0a 17245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0912043
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17041 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.02296
n_activity=592 dram_eff=0.6689
bk0: 0a 17248i bk1: 0a 17250i bk2: 32a 17176i bk3: 32a 17131i bk4: 60a 17042i bk5: 64a 16920i bk6: 4a 17219i bk7: 0a 17244i bk8: 4a 17226i bk9: 0a 17245i bk10: 0a 17246i bk11: 0a 17247i bk12: 0a 17247i bk13: 0a 17247i bk14: 0a 17247i bk15: 0a 17247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0598365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02c4400, atomic=0 1 entries : 0x7fc185b76880 :  mf: uid= 53584, sid01:w00, part=3, addr=0xc02c4440, load , size=32, unknown  status = IN_PARTITION_DRAM (534411), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17029 n_act=7 n_pre=0 n_req=56 n_rd=207 n_write=4 bw_util=0.02447
n_activity=592 dram_eff=0.7128
bk0: 0a 17247i bk1: 0a 17248i bk2: 36a 17166i bk3: 36a 17094i bk4: 60a 16986i bk5: 60a 16900i bk6: 0a 17247i bk7: 8a 17205i bk8: 4a 17221i bk9: 0a 17245i bk10: 0a 17246i bk11: 0a 17246i bk12: 3a 17223i bk13: 0a 17246i bk14: 0a 17247i bk15: 0a 17247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0769409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17030 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.02424
n_activity=622 dram_eff=0.672
bk0: 0a 17246i bk1: 0a 17249i bk2: 36a 17159i bk3: 36a 17070i bk4: 60a 16979i bk5: 60a 16906i bk6: 4a 17220i bk7: 0a 17245i bk8: 0a 17246i bk9: 0a 17247i bk10: 0a 17247i bk11: 4a 17227i bk12: 0a 17245i bk13: 0a 17247i bk14: 4a 17227i bk15: 4a 17227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.103612
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17024 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.02482
n_activity=657 dram_eff=0.6514
bk0: 0a 17245i bk1: 0a 17247i bk2: 36a 17167i bk3: 36a 17096i bk4: 60a 17003i bk5: 60a 16927i bk6: 4a 17219i bk7: 0a 17245i bk8: 4a 17228i bk9: 0a 17248i bk10: 0a 17249i bk11: 0a 17249i bk12: 4a 17223i bk13: 0a 17248i bk14: 4a 17228i bk15: 4a 17226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0997855
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17038 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.02331
n_activity=575 dram_eff=0.6991
bk0: 0a 17245i bk1: 0a 17246i bk2: 36a 17166i bk3: 36a 17097i bk4: 56a 17019i bk5: 56a 16936i bk6: 0a 17246i bk7: 0a 17248i bk8: 0a 17249i bk9: 4a 17229i bk10: 4a 17228i bk11: 4a 17227i bk12: 0a 17246i bk13: 0a 17247i bk14: 0a 17247i bk15: 4a 17221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.092016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17054 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.0218
n_activity=460 dram_eff=0.8174
bk0: 0a 17247i bk1: 0a 17249i bk2: 36a 17161i bk3: 36a 17100i bk4: 56a 17016i bk5: 56a 16937i bk6: 0a 17245i bk7: 0a 17248i bk8: 4a 17228i bk9: 0a 17246i bk10: 0a 17246i bk11: 0a 17246i bk12: 0a 17246i bk13: 0a 17247i bk14: 0a 17247i bk15: 0a 17247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0648229
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17047 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.02238
n_activity=527 dram_eff=0.7324
bk0: 0a 17247i bk1: 0a 17249i bk2: 40a 17131i bk3: 36a 17101i bk4: 56a 17022i bk5: 56a 16952i bk6: 0a 17245i bk7: 0a 17245i bk8: 0a 17247i bk9: 0a 17247i bk10: 4a 17228i bk11: 0a 17246i bk12: 0a 17247i bk13: 0a 17247i bk14: 0a 17247i bk15: 0a 17247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0898707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17054 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.0218
n_activity=470 dram_eff=0.8
bk0: 0a 17247i bk1: 0a 17248i bk2: 36a 17167i bk3: 36a 17102i bk4: 56a 17013i bk5: 56a 16930i bk6: 0a 17247i bk7: 0a 17247i bk8: 4a 17228i bk9: 0a 17246i bk10: 0a 17246i bk11: 0a 17246i bk12: 0a 17246i bk13: 0a 17246i bk14: 0a 17247i bk15: 0a 17247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0698092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17247 n_nop=17041 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.02308
n_activity=562 dram_eff=0.7082
bk0: 0a 17246i bk1: 0a 17247i bk2: 36a 17168i bk3: 36a 17105i bk4: 56a 17020i bk5: 56a 16970i bk6: 4a 17220i bk7: 0a 17244i bk8: 0a 17245i bk9: 0a 17245i bk10: 4a 17221i bk11: 0a 17245i bk12: 0a 17247i bk13: 0a 17248i bk14: 0a 17248i bk15: 4a 17222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0834928

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1621
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.4011
	minimum = 6
	maximum = 82
Network latency average = 15.9773
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.3807
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0047801
	minimum = 0.00366044 (at node 5)
	maximum = 0.00775152 (at node 1)
Accepted packet rate average = 0.0047801
	minimum = 0.00366044 (at node 5)
	maximum = 0.00775152 (at node 1)
Injected flit rate average = 0.00747483
	minimum = 0.00366044 (at node 5)
	maximum = 0.0179792 (at node 37)
Accepted flit rate average= 0.00747483
	minimum = 0.00495236 (at node 29)
	maximum = 0.0152877 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.4011 (1 samples)
	minimum = 6 (1 samples)
	maximum = 82 (1 samples)
Network latency average = 15.9773 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.3807 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0047801 (1 samples)
	minimum = 0.00366044 (1 samples)
	maximum = 0.00775152 (1 samples)
Accepted packet rate average = 0.0047801 (1 samples)
	minimum = 0.00366044 (1 samples)
	maximum = 0.00775152 (1 samples)
Injected flit rate average = 0.00747483 (1 samples)
	minimum = 0.00366044 (1 samples)
	maximum = 0.0179792 (1 samples)
Accepted flit rate average = 0.00747483 (1 samples)
	minimum = 0.00495236 (1 samples)
	maximum = 0.0152877 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 38918 (inst/sec)
gpgpu_simulation_rate = 16700 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2052
gpu_sim_insn = 1114192
gpu_ipc =     542.9786
gpu_tot_sim_cycle = 758614
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       3.1104
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 77
gpu_stall_icnt2sh    = 10465
partiton_reqs_in_parallel = 45067
partiton_reqs_in_parallel_total    = 204358
partiton_level_parallism =      21.9625
partiton_level_parallism_total  =       0.3288
partiton_reqs_in_parallel_util = 45067
partiton_reqs_in_parallel_util_total    = 204358
gpu_sim_cycle_parition_util = 2052
gpu_tot_sim_cycle_parition_util    = 9289
partiton_level_parallism_util =      21.9625
partiton_level_parallism_util_total  =      21.9932
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      98.6640 GB/Sec
L2_BW_total  =       0.5443 GB/Sec
gpu_total_sim_rate=49157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.1460
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 88, 88, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 4899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20438	W0_Idle:54475	W0_Scoreboard:57512	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 109 
maxdqlatency = 0 
maxmflatency = 515 
averagemflatency = 349 
max_icnt2mem_latency = 138 
max_icnt2sh_latency = 758613 
mrq_lat_table:477 	45 	81 	113 	96 	183 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	489 	3724 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	900 	207 	149 	4 	3035 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	674 	1083 	2234 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	49 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      1164      1166      1185      1189       967       971       975      1023         0         0         0         0         0         0 
dram[1]:         0         0      1168      1172      1194      1210       984       988      1040      4358      1562      3488         0         0         0         0 
dram[2]:         0         0      1149      1151      1191      3148      7782       955      8756      1032         0         0         0         0         0         0 
dram[3]:         0         0      1154      1157      1161      1164       960      5214      6070      1047         0         0      9276         0         0         0 
dram[4]:         0         0      1161      1162      1172      1166      3502       976      1033      1035         0      3824         0         0       228       789 
dram[5]:         0         0      1155      1156      1175      1182      6926       973      7248      1045         0         0      7768         0      1844      1408 
dram[6]:         0         0      1159      1161      1184      1187       996       988      1036      4680      5536      8002         0         0       292      6912 
dram[7]:         0         0      1161      1159      1182      1185      1001      1003      2747      1023         0         0         0         0         0         0 
dram[8]:         0         0      4893      1165      1189      1196       969       971      1030      1033      6392         0      1574         0         0         0 
dram[9]:         0         0      1161      1163      1182      1186       975       980      3111       989         0         0         0         0         0         0 
dram[10]:         0         0      1165      1169      1189      1206      9188       990      1028      1030      5200         0         0         0         0      8522 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none        1437      1505      1379      1379      1310      1404      1358      1345    none      none      none      none      none      none  
dram[1]:     none      none        1506      1513      1413      1423      1305      1452      1383      1185      1919       170    none      none      none      none  
dram[2]:     none      none        1395      1467      1377      1255      1298      1344      1269      1310    none      none      none      none      none      none  
dram[3]:     none      none        1505      1510      1339      1378      1362      1260      1118      1317    none      none         170    none      none      none  
dram[4]:     none      none        1478      1524      1369      1309      1330      1465      1382      1362    none         584    none      none           0         0
dram[5]:     none      none        1376      1474      1261      1340      1245      1452      1237      1486    none      none         170    none           0         0
dram[6]:     none      none        1429      1485      1355      1358      1443      1541      1486      1302       584       482    none      none           0       113
dram[7]:     none      none        1540      1501      1506      1446      1480      1694      1362      1436    none      none      none      none      none      none  
dram[8]:     none      none        1254      1510      1442      1437      1357      1513      1424      1425       584    none         244    none      none      none  
dram[9]:     none      none        1437      1506      1338      1385      1375      1537      1400      1386    none      none      none      none      none      none  
dram[10]:     none      none        1535      1520      1412      1369      1233      1536      1280      1241       170    none      none      none      none         170
maximum mf latency per bank:
dram[0]:        252         0       384       402       436       442       412       448       496       451         0         0         0         0         0         0
dram[1]:          0         0       389       405       441       457       403       444       441       450       358       341         0         0         0         0
dram[2]:          0         0       370       405       434       458       437       432       475       447         0         0         0         0         0         0
dram[3]:          0         0       401       415       432       459       425       444       468       452         0         0       341         0         0         0
dram[4]:          0         0       391       409       455       456       437       464       482       482         0       352         0         0         0         0
dram[5]:          0         0       360       401       417       456       431       499       425       478         0         0       341         0         0         0
dram[6]:          0         0       377       396       425       449       440       472       500       477       352       250         0         0         0       341
dram[7]:          0         0       416       416       496       474       464       502       506       496         0         0         0         0         0         0
dram[8]:          0         0       395       406       448       469       422       461       490       515       352         0       247         0         0         0
dram[9]:          0         0       377       413       425       462       445       484       471       462         0         0         0         0         0         0
dram[10]:          0         0       405       418       460       463       405       472       461       456       341         0         0         0         0       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20675 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.03533
n_activity=896 dram_eff=0.8304
bk0: 4a 21038i bk1: 0a 21057i bk2: 32a 20986i bk3: 32a 20930i bk4: 64a 20827i bk5: 64a 20739i bk6: 64a 20896i bk7: 64a 20772i bk8: 24a 20726i bk9: 24a 20802i bk10: 0a 21054i bk11: 0a 21054i bk12: 0a 21054i bk13: 0a 21054i bk14: 0a 21055i bk15: 0a 21055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.111512
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20662 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.03628
n_activity=1025 dram_eff=0.7454
bk0: 0a 21054i bk1: 0a 21056i bk2: 32a 20983i bk3: 32a 20946i bk4: 64a 20837i bk5: 64a 20775i bk6: 64a 20918i bk7: 64a 20787i bk8: 24a 20820i bk9: 24a 20786i bk10: 8a 21002i bk11: 4a 21026i bk12: 0a 21052i bk13: 0a 21052i bk14: 0a 21053i bk15: 0a 21054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.157532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20666 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.0359
n_activity=1061 dram_eff=0.7125
bk0: 0a 21058i bk1: 0a 21060i bk2: 32a 20986i bk3: 32a 20941i bk4: 64a 20845i bk5: 68a 20698i bk6: 64a 20883i bk7: 64a 20809i bk8: 28a 20810i bk9: 24a 20815i bk10: 0a 21052i bk11: 0a 21054i bk12: 0a 21054i bk13: 0a 21056i bk14: 0a 21056i bk15: 0a 21057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0956972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20663 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.03647
n_activity=1045 dram_eff=0.7349
bk0: 0a 21057i bk1: 0a 21058i bk2: 36a 20976i bk3: 36a 20904i bk4: 64a 20789i bk5: 64a 20702i bk6: 64a 20915i bk7: 64a 20759i bk8: 24a 20822i bk9: 24a 20830i bk10: 0a 21053i bk11: 0a 21053i bk12: 4a 21028i bk13: 0a 21053i bk14: 0a 21055i bk15: 0a 21057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.121723
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20656 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.03695
n_activity=1045 dram_eff=0.7445
bk0: 0a 21055i bk1: 0a 21058i bk2: 36a 20970i bk3: 36a 20881i bk4: 64a 20783i bk5: 64a 20710i bk6: 64a 20887i bk7: 64a 20780i bk8: 24a 20816i bk9: 24a 20790i bk10: 0a 21053i bk11: 4a 21034i bk12: 0a 21052i bk13: 0a 21054i bk14: 4a 21035i bk15: 4a 21035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.13768
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20651 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.03742
n_activity=1083 dram_eff=0.7276
bk0: 0a 21054i bk1: 0a 21057i bk2: 36a 20977i bk3: 36a 20906i bk4: 64a 20805i bk5: 64a 20725i bk6: 64a 20899i bk7: 64a 20801i bk8: 28a 20924i bk9: 24a 20827i bk10: 0a 21056i bk11: 0a 21056i bk12: 4a 21030i bk13: 0a 21055i bk14: 4a 21036i bk15: 4a 21035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.119823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20641 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.03809
n_activity=1055 dram_eff=0.7602
bk0: 0a 21051i bk1: 0a 21055i bk2: 36a 20976i bk3: 36a 20908i bk4: 64a 20814i bk5: 64a 20729i bk6: 64a 20880i bk7: 64a 20761i bk8: 24a 20793i bk9: 28a 20751i bk10: 4a 21035i bk11: 4a 21034i bk12: 0a 21053i bk13: 0a 21056i bk14: 4a 21037i bk15: 8a 20915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.165036
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20668 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.03609
n_activity=913 dram_eff=0.8324
bk0: 0a 21056i bk1: 0a 21058i bk2: 36a 20970i bk3: 36a 20909i bk4: 64a 20811i bk5: 64a 20723i bk6: 64a 20861i bk7: 64a 20729i bk8: 28a 20713i bk9: 24a 20723i bk10: 0a 21054i bk11: 0a 21054i bk12: 0a 21054i bk13: 0a 21056i bk14: 0a 21056i bk15: 0a 21056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.197426
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20649 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.03752
n_activity=1057 dram_eff=0.7474
bk0: 0a 21055i bk1: 0a 21057i bk2: 40a 20940i bk3: 36a 20912i bk4: 64a 20818i bk5: 64a 20747i bk6: 64a 20862i bk7: 64a 20765i bk8: 24a 20791i bk9: 24a 20779i bk10: 4a 21036i bk11: 0a 21054i bk12: 4a 21013i bk13: 0a 21054i bk14: 0a 21054i bk15: 0a 21055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.175912
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20674 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.03533
n_activity=890 dram_eff=0.836
bk0: 0a 21056i bk1: 0a 21057i bk2: 36a 20976i bk3: 36a 20911i bk4: 64a 20808i bk5: 64a 20717i bk6: 64a 20879i bk7: 64a 20739i bk8: 24a 20705i bk9: 20a 20717i bk10: 0a 21054i bk11: 0a 21055i bk12: 0a 21055i bk13: 0a 21055i bk14: 0a 21056i bk15: 0a 21056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.146182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21056 n_nop=20667 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.036
n_activity=967 dram_eff=0.7839
bk0: 0a 21055i bk1: 0a 21056i bk2: 36a 20978i bk3: 36a 20915i bk4: 64a 20814i bk5: 64a 20765i bk6: 64a 20871i bk7: 64a 20766i bk8: 20a 20803i bk9: 20a 20798i bk10: 4a 21027i bk11: 0a 21053i bk12: 0a 21055i bk13: 0a 21056i bk14: 0a 21056i bk15: 4a 21030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.159907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3159
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.6564
	minimum = 6
	maximum = 94
Network latency average = 16.3813
	minimum = 6
	maximum = 65
Slowest packet = 4441
Flit latency average = 16.5706
	minimum = 6
	maximum = 64
Slowest flit = 13329
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0208289
	minimum = 0.0160897 (at node 6)
	maximum = 0.0307167 (at node 41)
Accepted packet rate average = 0.0208289
	minimum = 0.0160897 (at node 6)
	maximum = 0.0307167 (at node 41)
Injected flit rate average = 0.0320624
	minimum = 0.0160897 (at node 6)
	maximum = 0.0814237 (at node 41)
Accepted flit rate average= 0.0320624
	minimum = 0.0224281 (at node 33)
	maximum = 0.0580205 (at node 5)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0287 (2 samples)
	minimum = 6 (2 samples)
	maximum = 88 (2 samples)
Network latency average = 16.1793 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62.5 (2 samples)
Flit latency average = 16.4756 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0128045 (2 samples)
	minimum = 0.00987508 (2 samples)
	maximum = 0.0192341 (2 samples)
Accepted packet rate average = 0.0128045 (2 samples)
	minimum = 0.00987508 (2 samples)
	maximum = 0.0192341 (2 samples)
Injected flit rate average = 0.0197686 (2 samples)
	minimum = 0.00987508 (2 samples)
	maximum = 0.0497015 (2 samples)
Accepted flit rate average = 0.0197686 (2 samples)
	minimum = 0.0136902 (2 samples)
	maximum = 0.0366541 (2 samples)
Injected packet size average = 1.54388 (2 samples)
Accepted packet size average = 1.54388 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 49157 (inst/sec)
gpgpu_simulation_rate = 15804 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 10348
gpu_sim_insn = 1246472
gpu_ipc =     120.4554
gpu_tot_sim_cycle = 996184
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.6199
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 77
gpu_stall_icnt2sh    = 10465
partiton_reqs_in_parallel = 227656
partiton_reqs_in_parallel_total    = 249425
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.4789
partiton_reqs_in_parallel_util = 227656
partiton_reqs_in_parallel_util_total    = 249425
gpu_sim_cycle_parition_util = 10348
gpu_tot_sim_cycle_parition_util    = 11341
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9965
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =      22.2671 GB/Sec
L2_BW_total  =       0.6458 GB/Sec
gpu_total_sim_rate=51514

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 6306
	L1I_total_cache_miss_rate = 0.0950
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6306
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
134, 134, 133, 134, 133, 134, 133, 134, 134, 134, 134, 134, 134, 134, 134, 134, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 105, 90, 90, 90, 90, 90, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 4899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26482	W0_Idle:109866	W0_Scoreboard:115546	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 109 
maxdqlatency = 0 
maxmflatency = 515 
averagemflatency = 279 
max_icnt2mem_latency = 138 
max_icnt2sh_latency = 996183 
mrq_lat_table:593 	47 	93 	139 	96 	183 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2813 	3824 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2825 	215 	149 	4 	3533 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2970 	1107 	2234 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         2 
maximum service time to same row:
dram[0]:         0         0      1164      7413      1185      4276       967       971       975      1023         0      4574         0         0      2875         0 
dram[1]:      7074      9148      1168      4569      1194      1210       984       988      1040      4358      1562      3529         0         0         0         0 
dram[2]:      7543         0      2730      1151      1191      3148      7782       955      8756      1032      5553      2531         0         0         0         0 
dram[3]:      4608      6766      7351      1492      4029      1164       960      5214      6070      1047      2868      1387      9276      4414       772         0 
dram[4]:         0         0      1161      1575      1172      1166      3502       976      3359      1035      6554      3824      3587         0       228       789 
dram[5]:         0         0      1155      1156      1175      1182      6926       973      7248      6571      2394      4752      7768         0      1844      1408 
dram[6]:         0         0      4112      1161      1184      1187       996       988      1036      4680      5536      8002         0         0       292      9210 
dram[7]:      7810         0      2452      1159      1182      1185      1001      1003      2747      1023      8629      4670         0         0         0      2118 
dram[8]:      4462       851      4893      5632      1189      1196       969       971      1030      2724      6392      3092      1814         0      6185      6098 
dram[9]:         0      5094      4754      3565      1182      1186       975       980      3111       989      5395      4945      2025      5917         0         0 
dram[10]:      1364      1546      3073      1169      1189      1206      9188       990      1028      1030      5200      4385         0         0         0      8522 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  2.333333  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/185 = 6.643243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none        2038      1846      1891      1751      1361      1441      1358      1345    none         352    none      none         900    none  
dram[1]:        170       170      2073      1612      1986      1989      1319      1474      1383      1013      1132       493    none      none      none      none  
dram[2]:        170    none        1590      2016      1972      1802      1306      1346      1005      1206       267       169    none      none      none      none  
dram[3]:        170       170      1749      1742      1713      1931      1391      1260       986      1061       464       745       871       169      2047    none  
dram[4]:     none      none        2104      1543      1961      1845      1357      1494      1130      1124       233       584       170    none           0         0
dram[5]:     none      none        2002      2077      1815      1893      1258      1452      1028      1174       352       349       416    none           0         0
dram[6]:     none      none        1695      2066      1889      1892      1443      1541      1341      1117       468       276    none      none           0       314
dram[7]:        170    none        1754      2051      2034      1966      1496      1723      1264      1280       352       235    none      none      none         872
dram[8]:        170      2047      1796      1716      1938      1934      1357      1513      1269      1141       584       250       228    none         380       170
dram[9]:     none         170      1710      1757      1871      1932      1383      1553      1471      1386       250       313      1132       166    none      none  
dram[10]:       2305      1652      1813      2112      1946      1903      1241      1551      1262      1092       482       170    none      none      none         286
maximum mf latency per bank:
dram[0]:        252         0       384       402       436       442       412       448       496       451         0       352         0         0       250         0
dram[1]:        341       341       389       405       441       457       403       444       441       450       358       358         0         0         0         0
dram[2]:        341         0       370       405       434       458       437       432       475       447       352       341         0         0         0         0
dram[3]:        341       341       401       415       432       459       425       444       468       452       352       358       341       341       354         0
dram[4]:          0         0       391       409       455       456       437       464       482       482       352       352       341         0         0         0
dram[5]:          0         0       360       401       417       456       431       499       425       478       352       352       341         0         0         0
dram[6]:          0         0       377       396       425       449       440       472       500       477       352       347         0         0         0       347
dram[7]:        341         0       416       416       496       474       464       502       506       496       352       347         0         0         0       352
dram[8]:        341       352       395       406       448       469       422       461       490       515       352       250       347         0       250       341
dram[9]:          0       341       377       413       425       462       445       484       471       462       250       352       352       337         0         0
dram[10]:        352       352       405       418       460       463       405       472       461       456       359       341         0         0         0       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39852 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.01977
n_activity=1184 dram_eff=0.6723
bk0: 4a 40253i bk1: 0a 40272i bk2: 32a 40201i bk3: 40a 40075i bk4: 68a 40007i bk5: 68a 39912i bk6: 64a 40106i bk7: 64a 39982i bk8: 24a 39939i bk9: 24a 40015i bk10: 0a 40267i bk11: 4a 40248i bk12: 0a 40266i bk13: 0a 40268i bk14: 4a 40249i bk15: 0a 40268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0592019
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39828 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.02091
n_activity=1333 dram_eff=0.6317
bk0: 4a 40243i bk1: 4a 40244i bk2: 32a 40196i bk3: 40a 40090i bk4: 64a 40047i bk5: 64a 39986i bk6: 64a 40130i bk7: 64a 39999i bk8: 24a 40032i bk9: 32a 39985i bk10: 16a 40202i bk11: 8a 40208i bk12: 0a 40264i bk13: 0a 40265i bk14: 0a 40267i bk15: 0a 40269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.083116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39805 n_act=19 n_pre=8 n_req=116 n_rd=428 n_write=9 bw_util=0.0217
n_activity=1587 dram_eff=0.5507
bk0: 4a 40246i bk1: 0a 40272i bk2: 36a 40160i bk3: 32a 40153i bk4: 64a 40059i bk5: 68a 39913i bk6: 64a 40098i bk7: 68a 39993i bk8: 36a 39954i bk9: 28a 40021i bk10: 20a 40152i bk11: 8a 40220i bk12: 0a 40262i bk13: 0a 40268i bk14: 0a 40270i bk15: 0a 40271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0517023
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39791 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.0226
n_activity=1612 dram_eff=0.5645
bk0: 4a 40246i bk1: 4a 40245i bk2: 40a 40151i bk3: 40a 40078i bk4: 68a 39962i bk5: 64a 39911i bk6: 64a 40126i bk7: 64a 39971i bk8: 32a 40022i bk9: 32a 40031i bk10: 8a 40241i bk11: 8a 40217i bk12: 4a 40240i bk13: 8a 40225i bk14: 4a 40248i bk15: 0a 40269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0654598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39812 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.02156
n_activity=1450 dram_eff=0.5986
bk0: 0a 40268i bk1: 0a 40271i bk2: 36a 40185i bk3: 44a 40042i bk4: 64a 39997i bk5: 68a 39892i bk6: 64a 40099i bk7: 64a 39993i bk8: 32a 39960i bk9: 32a 39987i bk10: 8a 40209i bk11: 4a 40245i bk12: 4a 40238i bk13: 0a 40265i bk14: 4a 40247i bk15: 4a 40248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0734808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39835 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.02081
n_activity=1269 dram_eff=0.6604
bk0: 0a 40267i bk1: 0a 40270i bk2: 36a 40190i bk3: 36a 40119i bk4: 64a 40018i bk5: 64a 39938i bk6: 64a 40113i bk7: 64a 40015i bk8: 36a 40124i bk9: 28a 40004i bk10: 4a 40249i bk11: 8a 40241i bk12: 4a 40240i bk13: 0a 40267i bk14: 4a 40249i bk15: 4a 40248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0631007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc02d0280, atomic=0 1 entries : 0x7fc1856c77d0 :  mf: uid=136061, sid15:w24, part=6, addr=0xc02d02e0, load , size=32, unknown  status = IN_PARTITION_DRAM (996183), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39816 n_act=17 n_pre=5 n_req=112 n_rd=426 n_write=5 bw_util=0.02141
n_activity=1299 dram_eff=0.6636
bk0: 0a 40264i bk1: 0a 40268i bk2: 40a 40151i bk3: 36a 40119i bk4: 64a 40025i bk5: 64a 39940i bk6: 64a 40092i bk7: 64a 39974i bk8: 28a 40000i bk9: 32a 39929i bk10: 12a 40235i bk11: 8a 40210i bk12: 0a 40265i bk13: 0a 40269i bk14: 4a 40251i bk15: 10a 40094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0881075
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39828 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.02101
n_activity=1283 dram_eff=0.6594
bk0: 4a 40241i bk1: 0a 40267i bk2: 40a 40142i bk3: 36a 40120i bk4: 64a 40025i bk5: 64a 39938i bk6: 64a 40077i bk7: 68a 39913i bk8: 32a 39920i bk9: 28a 39930i bk10: 4a 40250i bk11: 12a 40203i bk12: 0a 40265i bk13: 0a 40267i bk14: 0a 40269i bk15: 4a 40249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.104299
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39810 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.02165
n_activity=1431 dram_eff=0.6094
bk0: 4a 40242i bk1: 4a 40248i bk2: 40a 40150i bk3: 40a 40085i bk4: 64a 40029i bk5: 64a 39959i bk6: 64a 40075i bk7: 64a 39978i bk8: 28a 39998i bk9: 28a 39955i bk10: 4a 40250i bk11: 4a 40248i bk12: 8a 40190i bk13: 0a 40269i bk14: 4a 40249i bk15: 4a 40243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0936204
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39823 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.02111
n_activity=1293 dram_eff=0.6574
bk0: 0a 40268i bk1: 4a 40243i bk2: 40a 40142i bk3: 40a 40081i bk4: 64a 40017i bk5: 64a 39927i bk6: 64a 40091i bk7: 64a 39954i bk8: 28a 39914i bk9: 20a 39934i bk10: 4a 40252i bk11: 12a 40237i bk12: 4a 40249i bk13: 12a 40186i bk14: 0a 40267i bk15: 0a 40268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0776279
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40269 n_nop=39817 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.02141
n_activity=1396 dram_eff=0.6175
bk0: 4a 40246i bk1: 4a 40247i bk2: 44a 40143i bk3: 36a 40126i bk4: 64a 40026i bk5: 64a 39978i bk6: 64a 40085i bk7: 64a 39981i bk8: 24a 40011i bk9: 24a 40006i bk10: 12a 40203i bk11: 4a 40241i bk12: 0a 40267i bk13: 0a 40269i bk14: 0a 40269i bk15: 16a 40157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0846805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3159
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11415
	minimum = 6
	maximum = 17
Network latency average = 7.11333
	minimum = 6
	maximum = 17
Slowest packet = 9366
Flit latency average = 6.69251
	minimum = 6
	maximum = 16
Slowest flit = 13595
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00469872
	minimum = 0.00309253 (at node 3)
	maximum = 0.00676492 (at node 15)
Accepted packet rate average = 0.00469872
	minimum = 0.00309253 (at node 3)
	maximum = 0.00676492 (at node 15)
Injected flit rate average = 0.00706837
	minimum = 0.00309253 (at node 3)
	maximum = 0.0129983 (at node 48)
Accepted flit rate average= 0.00706837
	minimum = 0.00483209 (at node 30)
	maximum = 0.0126601 (at node 15)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7239 (3 samples)
	minimum = 6 (3 samples)
	maximum = 64.3333 (3 samples)
Network latency average = 13.1573 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.3333 (3 samples)
Flit latency average = 13.2146 (3 samples)
	minimum = 6 (3 samples)
	maximum = 46.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0101026 (3 samples)
	minimum = 0.00761423 (3 samples)
	maximum = 0.0150777 (3 samples)
Accepted packet rate average = 0.0101026 (3 samples)
	minimum = 0.00761423 (3 samples)
	maximum = 0.0150777 (3 samples)
Injected flit rate average = 0.0155352 (3 samples)
	minimum = 0.00761423 (3 samples)
	maximum = 0.0374671 (3 samples)
Accepted flit rate average = 0.0155352 (3 samples)
	minimum = 0.0107375 (3 samples)
	maximum = 0.0286561 (3 samples)
Injected packet size average = 1.53775 (3 samples)
Accepted packet size average = 1.53775 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 10 sec (70 sec)
gpgpu_simulation_rate = 51514 (inst/sec)
gpgpu_simulation_rate = 14231 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1304
gpu_sim_insn = 1114592
gpu_ipc =     854.7485
gpu_tot_sim_cycle = 1219638
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.8705
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 77
gpu_stall_icnt2sh    = 10631
partiton_reqs_in_parallel = 28688
partiton_reqs_in_parallel_total    = 477081
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.4147
partiton_reqs_in_parallel_util = 28688
partiton_reqs_in_parallel_util_total    = 477081
gpu_sim_cycle_parition_util = 1304
gpu_tot_sim_cycle_parition_util    = 21689
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9967
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     162.2376 GB/Sec
L2_BW_total  =       0.7009 GB/Sec
gpu_total_sim_rate=56875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 6306
	L1I_total_cache_miss_rate = 0.0724
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 80788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6306
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 154, 155, 170, 155, 155, 155, 155, 155, 155, 155, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 4899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31127	W0_Idle:118110	W0_Scoreboard:129859	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 109 
maxdqlatency = 0 
maxmflatency = 515 
averagemflatency = 256 
max_icnt2mem_latency = 138 
max_icnt2sh_latency = 1219637 
mrq_lat_table:593 	47 	93 	139 	96 	183 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5036 	3833 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3814 	333 	151 	4 	4656 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4303 	1697 	2359 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         2 
maximum service time to same row:
dram[0]:         0         0      1164      7413      1185      4276       967       971       975      1023         0      4574         0         0      2875         0 
dram[1]:      7074      9148      1168      4569      1194      1210       984       988      1040      4358      1562      3529         0         0         0         0 
dram[2]:      7543         0      2730      1151      1191      3148      7782       955      8756      1032      5553      2531         0         0         0         0 
dram[3]:      4608      6766      7351      1492      4029      1164       960      5214      6070      1047      2868      1387      9276      4414       772         0 
dram[4]:         0         0      1161      1575      1172      1166      3502       976      3359      1035      6554      3824      3587         0       228       789 
dram[5]:         0         0      1155      1156      1175      1182      6926       973      7248      6571      2394      4752      7768         0      1844      1408 
dram[6]:         0         0      4112      1161      1184      1187       996       988      1036      4680      5536      8002         0         0       292      9210 
dram[7]:      7810         0      2452      1159      1182      1185      1001      1003      2747      1023      8629      4670         0         0         0      2118 
dram[8]:      4462       851      4893      5632      1189      1196       969       971      1030      2724      6392      3092      1814         0      6185      6098 
dram[9]:         0      5094      4754      3565      1182      1186       975       980      3111       989      5395      4945      2025      5917         0         0 
dram[10]:      1364      1546      3073      1169      1189      1206      9188       990      1028      1030      5200      4385         0         0         0      8522 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  2.333333  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/185 = 6.643243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none        2038      1846      1985      1791      2147      2174      2256      2226    none         584    none      none         900    none  
dram[1]:        170       170      2102      1612      2047      2079      2077      2220      2112      1552      1222       570    none      none      none      none  
dram[2]:        170    none        1603      2016      2029      1851      1994      2015      1478      1853       366       169    none      none      none      none  
dram[3]:        170       170      1749      1742      1749      1989      2113      1875      1586      1692       812       861       871       169      2047    none  
dram[4]:     none      none        2104      1561      2038      1876      2031      2199      1730      1810       310       584       170    none           0         0
dram[5]:     none      none        2002      2077      1862      1948      1987      2183      1649      1812       584       530       416    none           0         0
dram[6]:     none      none        1695      2106      2006      1994      2177      2260      2147      1723       666       276    none      none           0       314
dram[7]:        170    none        1766      2066      2165      2059      2280      2421      1907      1965       584       351    none      none      none         872
dram[8]:        170      2047      1838      1739      2063      2035      2087      2235      2000      1741       584       482       898    none         380       170
dram[9]:     none         170      1710      1780      1982      2033      2152      2303      2041      2154       482       545      1132       166    none      none  
dram[10]:       2305      1652      1852      2112      2055      2017      1971      2313      2074      1839       598       170    none      none      none         286
maximum mf latency per bank:
dram[0]:        252         0       384       402       436       442       412       448       496       451         0       352         0         0       250         0
dram[1]:        341       341       389       405       441       457       403       444       441       450       358       358         0         0         0         0
dram[2]:        341         0       370       405       434       458       437       432       475       447       352       341         0         0         0         0
dram[3]:        341       341       401       415       432       459       425       444       468       452       352       358       341       341       354         0
dram[4]:          0         0       391       409       455       456       437       464       482       482       352       352       341         0         0         0
dram[5]:          0         0       360       401       417       456       431       499       425       478       352       352       341         0         0         0
dram[6]:          0         0       377       396       425       449       440       472       500       477       352       347         0         0         0       347
dram[7]:        341         0       416       416       496       474       464       502       506       496       352       347         0         0         0       352
dram[8]:        341       352       395       406       448       469       422       461       490       515       352       250       347         0       250       341
dram[9]:          0       341       377       413       425       462       445       484       471       462       250       352       352       337         0         0
dram[10]:        352       352       405       418       460       463       405       472       461       456       359       341         0         0         0       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42272 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.01865
n_activity=1184 dram_eff=0.6723
bk0: 4a 42673i bk1: 0a 42692i bk2: 32a 42621i bk3: 40a 42495i bk4: 68a 42427i bk5: 68a 42332i bk6: 64a 42526i bk7: 64a 42402i bk8: 24a 42359i bk9: 24a 42435i bk10: 0a 42687i bk11: 4a 42668i bk12: 0a 42686i bk13: 0a 42688i bk14: 4a 42669i bk15: 0a 42688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0558458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42248 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.01972
n_activity=1333 dram_eff=0.6317
bk0: 4a 42663i bk1: 4a 42664i bk2: 32a 42616i bk3: 40a 42510i bk4: 64a 42467i bk5: 64a 42406i bk6: 64a 42550i bk7: 64a 42419i bk8: 24a 42452i bk9: 32a 42405i bk10: 16a 42622i bk11: 8a 42628i bk12: 0a 42684i bk13: 0a 42685i bk14: 0a 42687i bk15: 0a 42689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0784043
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42225 n_act=19 n_pre=8 n_req=116 n_rd=428 n_write=9 bw_util=0.02047
n_activity=1587 dram_eff=0.5507
bk0: 4a 42666i bk1: 0a 42692i bk2: 36a 42580i bk3: 32a 42573i bk4: 64a 42479i bk5: 68a 42333i bk6: 64a 42518i bk7: 68a 42413i bk8: 36a 42374i bk9: 28a 42441i bk10: 20a 42572i bk11: 8a 42640i bk12: 0a 42682i bk13: 0a 42688i bk14: 0a 42690i bk15: 0a 42691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0487713
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42211 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.02132
n_activity=1612 dram_eff=0.5645
bk0: 4a 42666i bk1: 4a 42665i bk2: 40a 42571i bk3: 40a 42498i bk4: 68a 42382i bk5: 64a 42331i bk6: 64a 42546i bk7: 64a 42391i bk8: 32a 42442i bk9: 32a 42451i bk10: 8a 42661i bk11: 8a 42637i bk12: 4a 42660i bk13: 8a 42645i bk14: 4a 42668i bk15: 0a 42689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0617489
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42232 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.02033
n_activity=1450 dram_eff=0.5986
bk0: 0a 42688i bk1: 0a 42691i bk2: 36a 42605i bk3: 44a 42462i bk4: 64a 42417i bk5: 68a 42312i bk6: 64a 42519i bk7: 64a 42413i bk8: 32a 42380i bk9: 32a 42407i bk10: 8a 42629i bk11: 4a 42665i bk12: 4a 42658i bk13: 0a 42685i bk14: 4a 42667i bk15: 4a 42668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0693153
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42255 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.01963
n_activity=1269 dram_eff=0.6604
bk0: 0a 42687i bk1: 0a 42690i bk2: 36a 42610i bk3: 36a 42539i bk4: 64a 42438i bk5: 64a 42358i bk6: 64a 42533i bk7: 64a 42435i bk8: 36a 42544i bk9: 28a 42424i bk10: 4a 42669i bk11: 8a 42661i bk12: 4a 42660i bk13: 0a 42687i bk14: 4a 42669i bk15: 4a 42668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0595235
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42234 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.02029
n_activity=1317 dram_eff=0.6576
bk0: 0a 42684i bk1: 0a 42688i bk2: 40a 42571i bk3: 36a 42539i bk4: 64a 42445i bk5: 64a 42360i bk6: 64a 42512i bk7: 64a 42394i bk8: 28a 42420i bk9: 32a 42349i bk10: 12a 42655i bk11: 8a 42630i bk12: 0a 42685i bk13: 0a 42689i bk14: 4a 42671i bk15: 12a 42511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0831127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42248 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.01982
n_activity=1283 dram_eff=0.6594
bk0: 4a 42661i bk1: 0a 42687i bk2: 40a 42562i bk3: 36a 42540i bk4: 64a 42445i bk5: 64a 42358i bk6: 64a 42497i bk7: 68a 42333i bk8: 32a 42340i bk9: 28a 42350i bk10: 4a 42670i bk11: 12a 42623i bk12: 0a 42685i bk13: 0a 42687i bk14: 0a 42689i bk15: 4a 42669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.098386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42230 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.02043
n_activity=1431 dram_eff=0.6094
bk0: 4a 42662i bk1: 4a 42668i bk2: 40a 42570i bk3: 40a 42505i bk4: 64a 42449i bk5: 64a 42379i bk6: 64a 42495i bk7: 64a 42398i bk8: 28a 42418i bk9: 28a 42375i bk10: 4a 42670i bk11: 4a 42668i bk12: 8a 42610i bk13: 0a 42689i bk14: 4a 42669i bk15: 4a 42663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0883131
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42243 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.01991
n_activity=1293 dram_eff=0.6574
bk0: 0a 42688i bk1: 4a 42663i bk2: 40a 42562i bk3: 40a 42501i bk4: 64a 42437i bk5: 64a 42347i bk6: 64a 42511i bk7: 64a 42374i bk8: 28a 42334i bk9: 20a 42354i bk10: 4a 42672i bk11: 12a 42657i bk12: 4a 42669i bk13: 12a 42606i bk14: 0a 42687i bk15: 0a 42688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0732273
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42689 n_nop=42237 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.02019
n_activity=1396 dram_eff=0.6175
bk0: 4a 42666i bk1: 4a 42667i bk2: 44a 42563i bk3: 36a 42546i bk4: 64a 42446i bk5: 64a 42398i bk6: 64a 42505i bk7: 64a 42401i bk8: 24a 42431i bk9: 24a 42426i bk10: 12a 42623i bk11: 4a 42661i bk12: 0a 42687i bk13: 0a 42689i bk14: 0a 42689i bk15: 16a 42577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0798801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3159
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2724
	minimum = 6
	maximum = 44
Network latency average = 9.54122
	minimum = 6
	maximum = 35
Slowest packet = 13942
Flit latency average = 9.51673
	minimum = 6
	maximum = 34
Slowest flit = 23899
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0342594
	minimum = 0.0260936 (at node 0)
	maximum = 0.056792 (at node 44)
Accepted packet rate average = 0.0342594
	minimum = 0.0260936 (at node 0)
	maximum = 0.056792 (at node 44)
Injected flit rate average = 0.0513891
	minimum = 0.0276285 (at node 0)
	maximum = 0.0936301 (at node 44)
Accepted flit rate average= 0.0513891
	minimum = 0.038373 (at node 29)
	maximum = 0.076746 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.861 (4 samples)
	minimum = 6 (4 samples)
	maximum = 59.25 (4 samples)
Network latency average = 12.2533 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.25 (4 samples)
Flit latency average = 12.2901 (4 samples)
	minimum = 6 (4 samples)
	maximum = 43.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0161418 (4 samples)
	minimum = 0.0122341 (4 samples)
	maximum = 0.0255063 (4 samples)
Accepted packet rate average = 0.0161418 (4 samples)
	minimum = 0.0122341 (4 samples)
	maximum = 0.0255063 (4 samples)
Injected flit rate average = 0.0244987 (4 samples)
	minimum = 0.0126178 (4 samples)
	maximum = 0.0515078 (4 samples)
Accepted flit rate average = 0.0244987 (4 samples)
	minimum = 0.0176464 (4 samples)
	maximum = 0.0406786 (4 samples)
Injected packet size average = 1.51772 (4 samples)
Accepted packet size average = 1.51772 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 23 sec (83 sec)
gpgpu_simulation_rate = 56875 (inst/sec)
gpgpu_simulation_rate = 14694 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11890
gpu_sim_insn = 1253132
gpu_ipc =     105.3938
gpu_tot_sim_cycle = 1458750
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.0951
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 77
gpu_stall_icnt2sh    = 10631
partiton_reqs_in_parallel = 261580
partiton_reqs_in_parallel_total    = 505769
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.5260
partiton_reqs_in_parallel_util = 261580
partiton_reqs_in_parallel_util_total    = 505769
gpu_sim_cycle_parition_util = 11890
gpu_tot_sim_cycle_parition_util    = 22993
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9978
partiton_replys_in_parallel = 4379
partiton_replys_in_parallel_total    = 9019
L2_BW  =      34.9083 GB/Sec
L2_BW_total  =       0.8706 GB/Sec
gpu_total_sim_rate=48175

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 6332
	L1I_total_cache_miss_rate = 0.0556
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 107534
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6332
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
178, 178, 177, 178, 177, 178, 177, 178, 193, 178, 178, 178, 178, 178, 178, 178, 134, 331, 134, 134, 134, 134, 134, 134, 134, 134, 149, 134, 134, 356, 134, 134, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 229, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 4933
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37182	W0_Idle:260468	W0_Scoreboard:343366	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 109 
maxdqlatency = 0 
maxmflatency = 515 
averagemflatency = 231 
max_icnt2mem_latency = 138 
max_icnt2sh_latency = 1458749 
mrq_lat_table:1292 	53 	108 	240 	101 	183 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8929 	4301 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6624 	335 	151 	4 	6223 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7954 	1765 	2359 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         3         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         4         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         2         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         7         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         4         4         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         2 
maximum service time to same row:
dram[0]:      1372      1348      4431      7413      1185      4276       967       971      1925      1023      2763      5381      2279      4612      2875      1758 
dram[1]:      7074      9148      3686      4569      1194      1210       984       988      1827      4358      3451      3529      3367         0      5495      4563 
dram[2]:      7543       768      4072      6451      1191      3148      7782       955      8756      1032      5553      5759      1552      5693      4574      2454 
dram[3]:      4608      6766      7351      3181      4029      1164       960      5214      6070      1883      3079      2051      9276      4414      1595      3747 
dram[4]:      2707      2395      5505      1575      1172      1166      3502       976      3359      1430      6554      3824      3587      6026      4330      3637 
dram[5]:      3045      3723      1155      1365      1764      1182      6926       973      7248      6571      3585      4752      7768      3576      1897      1408 
dram[6]:      2874      4794      4112      2144      1184      9087       996       988      5453      4680      5536      8002      1795      3437      2516      9210 
dram[7]:      7810      2685      2452      1194      1182      4583      1001      1003      2747      2872      8629      4670      2180      4497      7133      2118 
dram[8]:      4462      2432      4893      5632      1189      1196       969      3674      3359      2724      6392      7325      1814      2224      6185      6098 
dram[9]:      3820      5094      4754      3565      2595      1186       975       980      3111      1623      5395      4945      2661      5917      1666      4426 
dram[10]:      1926      8440      3073      1357      3796      4046      9188       990      2241      2188      5200      4989      1413         0         0      8522 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  2.166667  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.250000  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.375000  2.857143  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  5.666667  3.000000  2.666667  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  2.000000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2055/446 = 4.607623
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         6         3         0         1         0         0         0         3         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         2         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 335
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       1697       514      1987      1864      2620      2346      2267      2244      1678      2122       341       510       410       608       733       419
dram[1]:        601       306      1527      1632      2670      2738      2116      2298      1204      1030       690       352       199    none         144       227
dram[2]:        610      2569      1661      2061      2635      2366      1994      2155      1150      1502       525       293       997       170       884       199
dram[3]:        383       701      1845      1336      2380      2639      2199      1861      1159      1082       438       557       410       402       415       710
dram[4]:        491       169      2388      1492      2592      2486      2002      2267      1091       979       622       606       614       770       136       261
dram[5]:        169       152      2617      1439      2185      2586      2081      2222      1383      1114       406       283       293       579       115       139
dram[6]:        156       169      2384      2038      2662      2343      2158      2315      1288      1348       480       631       193       213       400       386
dram[7]:        607       421      1431      1666      2835      2432      2382      2547      1268      1012       347       449       494       227       885       406
dram[8]:        770       525      1596      1476      2720      2647      2076      2190      1260      1674       592       389       667       169       380       205
dram[9]:        617      1482      1645      1650      2233      2634      2186      2402      1756      1294       477       385       687      1033      1046       608
dram[10]:        636       752      1924      1435      2285      2330      2051      2439      1210       883       525       474       337    none      none         608
maximum mf latency per bank:
dram[0]:        359       358       384       402       436       442       412       448       496       451       352       358       352       352       358       352
dram[1]:        359       341       389       405       441       457       403       444       441       450       359       358       347         0       337       341
dram[2]:        341       352       370       405       434       458       437       432       475       447       359       358       359       341       359       341
dram[3]:        341       358       401       415       432       459       425       444       468       452       359       361       359       341       359       352
dram[4]:        352       342       391       409       455       456       437       464       482       482       358       359       359       250       347       360
dram[5]:        341       342       360       401       417       456       431       499       425       478       359       358       341       359       347       347
dram[6]:        341       341       377       396       425       449       440       472       500       477       360       358       352       341       358       347
dram[7]:        347       354       416       416       496       474       464       502       506       496       352       359       352       341       352       352
dram[8]:        358       352       395       406       448       469       422       461       490       515       358       359       347       341       250       341
dram[9]:        352       358       377       413       425       462       445       484       471       462       346       352       358       362       359       362
dram[10]:        358       358       405       418       460       463       405       472       461       456       359       360       352         0         0       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64080 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.01908
n_activity=2924 dram_eff=0.4227
bk0: 20a 64629i bk1: 16a 64657i bk2: 44a 64629i bk3: 48a 64533i bk4: 68a 64503i bk5: 72a 64378i bk6: 64a 64606i bk7: 64a 64484i bk8: 40a 64365i bk9: 28a 64485i bk10: 28a 64649i bk11: 36a 64599i bk12: 20a 64663i bk13: 20a 64606i bk14: 12a 64673i bk15: 16a 64663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0396196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64050 n_act=36 n_pre=21 n_req=191 n_rd=624 n_write=35 bw_util=0.02035
n_activity=3000 dram_eff=0.4393
bk0: 36a 64567i bk1: 8a 64718i bk2: 48a 64602i bk3: 48a 64557i bk4: 68a 64517i bk5: 68a 64458i bk6: 68a 64600i bk7: 64a 64503i bk8: 44a 64434i bk9: 52a 64394i bk10: 44a 64536i bk11: 44a 64526i bk12: 16a 64657i bk13: 0a 64755i bk14: 8a 64716i bk15: 8a 64720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0544267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64013 n_act=47 n_pre=31 n_req=192 n_rd=644 n_write=31 bw_util=0.02084
n_activity=3470 dram_eff=0.389
bk0: 8a 64721i bk1: 4a 64746i bk2: 48a 64572i bk3: 40a 64580i bk4: 68a 64523i bk5: 76a 64368i bk6: 68a 64565i bk7: 68a 64492i bk8: 56a 64381i bk9: 40a 64502i bk10: 52a 64453i bk11: 48a 64535i bk12: 28a 64574i bk13: 4a 64733i bk14: 12a 64674i bk15: 24a 64651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0351882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64007 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.02121
n_activity=3373 dram_eff=0.4074
bk0: 8a 64725i bk1: 8a 64711i bk2: 52a 64561i bk3: 64a 64433i bk4: 68a 64454i bk5: 64a 64410i bk6: 64a 64629i bk7: 72a 64434i bk8: 52a 64433i bk9: 60a 64373i bk10: 44a 64529i bk11: 24a 64626i bk12: 24a 64594i bk13: 16a 64684i bk14: 24a 64617i bk15: 8a 64708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0439274
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64021 n_act=46 n_pre=30 n_req=189 n_rd=640 n_write=29 bw_util=0.02066
n_activity=3345 dram_eff=0.4
bk0: 20a 64652i bk1: 12a 64703i bk2: 40a 64642i bk3: 56a 64485i bk4: 68a 64465i bk5: 68a 64394i bk6: 72a 64562i bk7: 64a 64497i bk8: 64a 64254i bk9: 64a 64236i bk10: 40a 64538i bk11: 32a 64635i bk12: 8a 64698i bk13: 4a 64742i bk14: 12a 64689i bk15: 16a 64657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0491462
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64023 n_act=42 n_pre=26 n_req=192 n_rd=644 n_write=31 bw_util=0.02084
n_activity=3154 dram_eff=0.428
bk0: 12a 64702i bk1: 12a 64708i bk2: 40a 64653i bk3: 56a 64497i bk4: 72a 64425i bk5: 64a 64433i bk6: 64a 64612i bk7: 64a 64519i bk8: 52a 64513i bk9: 60a 64344i bk10: 48a 64579i bk11: 48a 64458i bk12: 8a 64706i bk13: 16a 64656i bk14: 8a 64704i bk15: 20a 64645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0433561
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=63991 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.02165
n_activity=3346 dram_eff=0.419
bk0: 16a 64682i bk1: 8a 64719i bk2: 40a 64646i bk3: 52a 64523i bk4: 64a 64521i bk5: 68a 64402i bk6: 68a 64562i bk7: 64a 64475i bk8: 48a 64362i bk9: 52a 64317i bk10: 52a 64518i bk11: 36a 64549i bk12: 32a 64591i bk13: 12a 64676i bk14: 28a 64614i bk15: 24a 64524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0579625
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64069 n_act=35 n_pre=19 n_req=181 n_rd=616 n_write=27 bw_util=0.01986
n_activity=2882 dram_eff=0.4462
bk0: 16a 64650i bk1: 12a 64682i bk2: 56a 64566i bk3: 52a 64515i bk4: 64a 64521i bk5: 68a 64399i bk6: 64a 64575i bk7: 72a 64406i bk8: 64a 64316i bk9: 56a 64303i bk10: 32a 64640i bk11: 24a 64629i bk12: 12a 64690i bk13: 8a 64721i bk14: 8a 64706i bk15: 8a 64705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0675972
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64054 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.02013
n_activity=3058 dram_eff=0.4264
bk0: 16a 64666i bk1: 12a 64691i bk2: 56a 64543i bk3: 56a 64512i bk4: 64a 64526i bk5: 64a 64457i bk6: 68a 64543i bk7: 68a 64444i bk8: 48a 64425i bk9: 36a 64416i bk10: 36a 64587i bk11: 36a 64551i bk12: 20a 64628i bk13: 12a 64703i bk14: 4a 64744i bk15: 20a 64670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0602785
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64125 n_act=36 n_pre=20 n_req=162 n_rd=564 n_write=21 bw_util=0.01807
n_activity=2493 dram_eff=0.4693
bk0: 8a 64703i bk1: 8a 64704i bk2: 52a 64584i bk3: 52a 64527i bk4: 68a 64447i bk5: 64a 64425i bk6: 68a 64559i bk7: 64a 64453i bk8: 36a 64400i bk9: 36a 64350i bk10: 12a 64734i bk11: 36a 64638i bk12: 12a 64676i bk13: 20a 64612i bk14: 12a 64672i bk15: 16a 64650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0512306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64766 n_nop=64057 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.0201
n_activity=3039 dram_eff=0.4284
bk0: 20a 64641i bk1: 12a 64677i bk2: 52a 64608i bk3: 56a 64522i bk4: 72a 64457i bk5: 68a 64439i bk6: 68a 64551i bk7: 64a 64478i bk8: 48a 64413i bk9: 52a 64378i bk10: 28a 64638i bk11: 40a 64591i bk12: 24a 64627i bk13: 0a 64760i bk14: 0a 64763i bk15: 16a 64653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0555075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 590, Miss = 76, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3168
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.04887
	minimum = 6
	maximum = 25
Network latency average = 7.04156
	minimum = 6
	maximum = 23
Slowest packet = 18948
Flit latency average = 6.58071
	minimum = 6
	maximum = 22
Slowest flit = 28630
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00736616
	minimum = 0.00269145 (at node 22)
	maximum = 0.0121536 (at node 32)
Accepted packet rate average = 0.00736616
	minimum = 0.00269145 (at node 22)
	maximum = 0.0121536 (at node 32)
Injected flit rate average = 0.0111191
	minimum = 0.00269145 (at node 22)
	maximum = 0.0234661 (at node 32)
Accepted flit rate average= 0.0111191
	minimum = 0.0053829 (at node 22)
	maximum = 0.0191766 (at node 20)
Injected packet length average = 1.50948
Accepted packet length average = 1.50948
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0986 (5 samples)
	minimum = 6 (5 samples)
	maximum = 52.4 (5 samples)
Network latency average = 11.2109 (5 samples)
	minimum = 6 (5 samples)
	maximum = 40 (5 samples)
Flit latency average = 11.1482 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0143867 (5 samples)
	minimum = 0.0103256 (5 samples)
	maximum = 0.0228358 (5 samples)
Accepted packet rate average = 0.0143867 (5 samples)
	minimum = 0.0103256 (5 samples)
	maximum = 0.0228358 (5 samples)
Injected flit rate average = 0.0218228 (5 samples)
	minimum = 0.0106325 (5 samples)
	maximum = 0.0458995 (5 samples)
Accepted flit rate average = 0.0218228 (5 samples)
	minimum = 0.0151937 (5 samples)
	maximum = 0.0363782 (5 samples)
Injected packet size average = 1.51688 (5 samples)
Accepted packet size average = 1.51688 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 48175 (inst/sec)
gpgpu_simulation_rate = 11764 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1433
gpu_sim_insn = 1117092
gpu_ipc =     779.5478
gpu_tot_sim_cycle = 1682333
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.2149
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 77
gpu_stall_icnt2sh    = 10631
partiton_reqs_in_parallel = 31526
partiton_reqs_in_parallel_total    = 767349
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.4749
partiton_reqs_in_parallel_util = 31526
partiton_reqs_in_parallel_util_total    = 767349
gpu_sim_cycle_parition_util = 1433
gpu_tot_sim_cycle_parition_util    = 34883
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9979
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     206.3685 GB/Sec
L2_BW_total  =       0.9306 GB/Sec
gpu_total_sim_rate=51013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 6332
	L1I_total_cache_miss_rate = 0.0467
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 129354
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6332
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 198, 214, 213, 199, 213, 199, 214, 214, 199, 199, 199, 199, 199, 199, 176, 373, 206, 176, 191, 191, 176, 176, 176, 176, 191, 176, 176, 398, 176, 176, 132, 132, 132, 147, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 250, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2783
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 597
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42733	W0_Idle:271467	W0_Scoreboard:359206	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 109 
maxdqlatency = 0 
maxmflatency = 563 
averagemflatency = 220 
max_icnt2mem_latency = 437 
max_icnt2sh_latency = 1682332 
mrq_lat_table:1292 	53 	108 	240 	101 	183 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11810 	4527 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8223 	454 	293 	337 	6910 	241 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9630 	2125 	2371 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         3         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         4         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         2         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         7         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         4         4         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         2 
maximum service time to same row:
dram[0]:      1372      1348      4431      7413      1185      4276       967       971      1925      1023      2763      5381      2279      4612      2875      1758 
dram[1]:      7074      9148      3686      4569      1194      1210       984       988      1827      4358      3451      3529      3367         0      5495      4563 
dram[2]:      7543       768      4072      6451      1191      3148      7782       955      8756      1032      5553      5759      1552      5693      4574      2454 
dram[3]:      4608      6766      7351      3181      4029      1164       960      5214      6070      1883      3079      2051      9276      4414      1595      3747 
dram[4]:      2707      2395      5505      1575      1172      1166      3502       976      3359      1430      6554      3824      3587      6026      4330      3637 
dram[5]:      3045      3723      1155      1365      1764      1182      6926       973      7248      6571      3585      4752      7768      3576      1897      1408 
dram[6]:      2874      4794      4112      2144      1184      9087       996       988      5453      4680      5536      8002      1795      3437      2516      9210 
dram[7]:      7810      2685      2452      1194      1182      4583      1001      1003      2747      2872      8629      4670      2180      4497      7133      2118 
dram[8]:      4462      2432      4893      5632      1189      1196       969      3674      3359      2724      6392      7325      1814      2224      6185      6098 
dram[9]:      3820      5094      4754      3565      2595      1186       975       980      3111      1623      5395      4945      2661      5917      1666      4426 
dram[10]:      1926      8440      3073      1357      3796      4046      9188       990      2241      2188      5200      4989      1413         0         0      8522 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  2.166667  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.250000  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.375000  2.857143  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  5.666667  3.000000  2.666667  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  2.000000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2055/446 = 4.607623
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         6         3         0         1         0         0         0         3         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         2         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 335
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       1697       514      2064      1954      2796      2547      2965      2917      2270      2791       526       711       410       608       733       419
dram[1]:        601       306      1640      1723      2846      2837      2822      3017      1675      1418       767       446       199    none         144       227
dram[2]:        610      2569      1749      2105      2848      2456      2600      2839      1490      2098       613       390       997       170       884       199
dram[3]:        383       701      1877      1366      2462      2811      2927      2481      1543      1460       544       683       410       402       415       710
dram[4]:        491       169      2549      1548      2754      2638      2687      2998      1374      1256       750       748       614       770       136       261
dram[5]:        169       152      2716      1439      2301      2763      2813      2953      1807      1463       521       382       293       579       115       139
dram[6]:        156       169      2426      2134      2892      2527      2778      3031      1713      1723       584       784       193       213       400       386
dram[7]:        607       421      1458      1768      3057      2652      3114      3104      1635      1341       528       532       494       227       885       406
dram[8]:        770       525      1679      1528      2932      2803      2745      2824      1745      2209       796       474      3832       169       380       205
dram[9]:        617      1482      1736      1743      2397      2823      2838      3087      2248      1812       683       490       687      1033      1046       608
dram[10]:        636       752      1994      1544      2467      2491      2639      3174      1657      1182       707       594       337    none      none         608
maximum mf latency per bank:
dram[0]:        359       358       484       466       436       442       412       448       496       451       352       358       352       352       358       352
dram[1]:        359       341       480       405       449       457       403       444       441       450       359       358       347         0       337       341
dram[2]:        341       352       518       484       446       458       437       432       475       447       359       358       359       341       359       341
dram[3]:        341       358       401       415       432       459       502       553       468       452       359       361       359       341       359       352
dram[4]:        352       342       563       530       455       456       523       525       482       482       358       359       359       250       347       360
dram[5]:        341       342       360       401       417       456       431       504       477       478       359       358       341       359       347       347
dram[6]:        341       341       377       396       425       449       478       475       500       477       360       358       352       341       358       347
dram[7]:        347       354       416       416       496       474       464       502       506       515       423       359       352       341       352       352
dram[8]:        358       352       466       406       448       469       422       461       490       515       358       359       347       341       250       341
dram[9]:        352       358       513       515       425       462       445       484       471       462       346       352       358       362       359       362
dram[10]:        358       358       405       485       460       463       405       472       461       456       404       360       352         0         0       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66740 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.01833
n_activity=2924 dram_eff=0.4227
bk0: 20a 67289i bk1: 16a 67317i bk2: 44a 67289i bk3: 48a 67193i bk4: 68a 67163i bk5: 72a 67038i bk6: 64a 67266i bk7: 64a 67144i bk8: 40a 67025i bk9: 28a 67145i bk10: 28a 67309i bk11: 36a 67259i bk12: 20a 67323i bk13: 20a 67266i bk14: 12a 67333i bk15: 16a 67323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0380565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66710 n_act=36 n_pre=21 n_req=191 n_rd=624 n_write=35 bw_util=0.01955
n_activity=3000 dram_eff=0.4393
bk0: 36a 67227i bk1: 8a 67378i bk2: 48a 67262i bk3: 48a 67217i bk4: 68a 67177i bk5: 68a 67118i bk6: 68a 67260i bk7: 64a 67163i bk8: 44a 67094i bk9: 52a 67054i bk10: 44a 67196i bk11: 44a 67186i bk12: 16a 67317i bk13: 0a 67415i bk14: 8a 67376i bk15: 8a 67380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0522795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66673 n_act=47 n_pre=31 n_req=192 n_rd=644 n_write=31 bw_util=0.02002
n_activity=3470 dram_eff=0.389
bk0: 8a 67381i bk1: 4a 67406i bk2: 48a 67232i bk3: 40a 67240i bk4: 68a 67183i bk5: 76a 67028i bk6: 68a 67225i bk7: 68a 67152i bk8: 56a 67041i bk9: 40a 67162i bk10: 52a 67113i bk11: 48a 67195i bk12: 28a 67234i bk13: 4a 67393i bk14: 12a 67334i bk15: 24a 67311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66667 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.02038
n_activity=3373 dram_eff=0.4074
bk0: 8a 67385i bk1: 8a 67371i bk2: 52a 67221i bk3: 64a 67093i bk4: 68a 67114i bk5: 64a 67070i bk6: 64a 67289i bk7: 72a 67094i bk8: 52a 67093i bk9: 60a 67033i bk10: 44a 67189i bk11: 24a 67286i bk12: 24a 67254i bk13: 16a 67344i bk14: 24a 67277i bk15: 8a 67368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0421944
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66681 n_act=46 n_pre=30 n_req=189 n_rd=640 n_write=29 bw_util=0.01984
n_activity=3345 dram_eff=0.4
bk0: 20a 67312i bk1: 12a 67363i bk2: 40a 67302i bk3: 56a 67145i bk4: 68a 67125i bk5: 68a 67054i bk6: 72a 67222i bk7: 64a 67157i bk8: 64a 66914i bk9: 64a 66896i bk10: 40a 67198i bk11: 32a 67295i bk12: 8a 67358i bk13: 4a 67402i bk14: 12a 67349i bk15: 16a 67317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0472073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66683 n_act=42 n_pre=26 n_req=192 n_rd=644 n_write=31 bw_util=0.02002
n_activity=3154 dram_eff=0.428
bk0: 12a 67362i bk1: 12a 67368i bk2: 40a 67313i bk3: 56a 67157i bk4: 72a 67085i bk5: 64a 67093i bk6: 64a 67272i bk7: 64a 67179i bk8: 52a 67173i bk9: 60a 67004i bk10: 48a 67239i bk11: 48a 67118i bk12: 8a 67366i bk13: 16a 67316i bk14: 8a 67364i bk15: 20a 67305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0416457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66651 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.02079
n_activity=3346 dram_eff=0.419
bk0: 16a 67342i bk1: 8a 67379i bk2: 40a 67306i bk3: 52a 67183i bk4: 64a 67181i bk5: 68a 67062i bk6: 68a 67222i bk7: 64a 67135i bk8: 48a 67022i bk9: 52a 66977i bk10: 52a 67178i bk11: 36a 67209i bk12: 32a 67251i bk13: 12a 67336i bk14: 28a 67274i bk15: 24a 67184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0556759
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66729 n_act=35 n_pre=19 n_req=181 n_rd=616 n_write=27 bw_util=0.01907
n_activity=2882 dram_eff=0.4462
bk0: 16a 67310i bk1: 12a 67342i bk2: 56a 67226i bk3: 52a 67175i bk4: 64a 67181i bk5: 68a 67059i bk6: 64a 67235i bk7: 72a 67066i bk8: 64a 66976i bk9: 56a 66963i bk10: 32a 67300i bk11: 24a 67289i bk12: 12a 67350i bk13: 8a 67381i bk14: 8a 67366i bk15: 8a 67365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0649304
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66714 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.01934
n_activity=3058 dram_eff=0.4264
bk0: 16a 67326i bk1: 12a 67351i bk2: 56a 67203i bk3: 56a 67172i bk4: 64a 67186i bk5: 64a 67117i bk6: 68a 67203i bk7: 68a 67104i bk8: 48a 67085i bk9: 36a 67076i bk10: 36a 67247i bk11: 36a 67211i bk12: 20a 67288i bk13: 12a 67363i bk14: 4a 67404i bk15: 20a 67330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0579005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66785 n_act=36 n_pre=20 n_req=162 n_rd=564 n_write=21 bw_util=0.01735
n_activity=2493 dram_eff=0.4693
bk0: 8a 67363i bk1: 8a 67364i bk2: 52a 67244i bk3: 52a 67187i bk4: 68a 67107i bk5: 64a 67085i bk6: 68a 67219i bk7: 64a 67113i bk8: 36a 67060i bk9: 36a 67010i bk10: 12a 67394i bk11: 36a 67298i bk12: 12a 67336i bk13: 20a 67272i bk14: 12a 67332i bk15: 16a 67310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0492095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67426 n_nop=66717 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.01931
n_activity=3039 dram_eff=0.4284
bk0: 20a 67301i bk1: 12a 67337i bk2: 52a 67268i bk3: 56a 67182i bk4: 72a 67117i bk5: 68a 67099i bk6: 68a 67211i bk7: 64a 67138i bk8: 48a 67073i bk9: 52a 67038i bk10: 28a 67298i bk11: 40a 67251i bk12: 24a 67287i bk13: 0a 67420i bk14: 0a 67423i bk15: 16a 67313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0533177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 722, Miss = 76, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3168
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.8272
	minimum = 6
	maximum = 337
Network latency average = 18.2061
	minimum = 6
	maximum = 274
Slowest packet = 29591
Flit latency average = 18.8534
	minimum = 6
	maximum = 273
Slowest flit = 44777
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0435754
	minimum = 0.0321229 (at node 10)
	maximum = 0.141061 (at node 44)
Accepted packet rate average = 0.0435754
	minimum = 0.0321229 (at node 10)
	maximum = 0.141061 (at node 44)
Injected flit rate average = 0.0653631
	minimum = 0.0418994 (at node 3)
	maximum = 0.174581 (at node 44)
Accepted flit rate average= 0.0653631
	minimum = 0.051676 (at node 45)
	maximum = 0.248603 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0534 (6 samples)
	minimum = 6 (6 samples)
	maximum = 99.8333 (6 samples)
Network latency average = 12.3768 (6 samples)
	minimum = 6 (6 samples)
	maximum = 79 (6 samples)
Flit latency average = 12.4324 (6 samples)
	minimum = 6 (6 samples)
	maximum = 78.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0192514 (6 samples)
	minimum = 0.0139584 (6 samples)
	maximum = 0.04254 (6 samples)
Accepted packet rate average = 0.0192514 (6 samples)
	minimum = 0.0139584 (6 samples)
	maximum = 0.04254 (6 samples)
Injected flit rate average = 0.0290795 (6 samples)
	minimum = 0.0158437 (6 samples)
	maximum = 0.0673464 (6 samples)
Accepted flit rate average = 0.0290795 (6 samples)
	minimum = 0.0212741 (6 samples)
	maximum = 0.071749 (6 samples)
Injected packet size average = 1.51051 (6 samples)
Accepted packet size average = 1.51051 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 51013 (inst/sec)
gpgpu_simulation_rate = 12103 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11671
gpu_sim_insn = 1294722
gpu_ipc =     110.9350
gpu_tot_sim_cycle = 1921226
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.3647
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 77
gpu_stall_icnt2sh    = 10631
partiton_reqs_in_parallel = 256762
partiton_reqs_in_parallel_total    = 798875
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.5495
partiton_reqs_in_parallel_util = 256762
partiton_reqs_in_parallel_util_total    = 798875
gpu_sim_cycle_parition_util = 11671
gpu_tot_sim_cycle_parition_util    = 36316
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =     131.7279 GB/Sec
L2_BW_total  =       1.6151 GB/Sec
gpu_total_sim_rate=43002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0346
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 176977
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
222, 222, 221, 237, 236, 222, 236, 222, 460, 668, 222, 222, 222, 222, 222, 222, 199, 396, 229, 199, 214, 214, 292, 199, 199, 199, 214, 199, 199, 421, 199, 199, 155, 155, 155, 170, 155, 155, 393, 155, 155, 155, 155, 155, 155, 155, 155, 351, 170, 155, 155, 326, 155, 155, 170, 155, 155, 377, 155, 363, 273, 274, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8945
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 597
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49084	W0_Idle:325798	W0_Scoreboard:741326	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 109 
maxdqlatency = 0 
maxmflatency = 563 
averagemflatency = 188 
max_icnt2mem_latency = 437 
max_icnt2sh_latency = 1921225 
mrq_lat_table:3758 	97 	180 	529 	165 	186 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26699 	5856 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	22591 	502 	293 	337 	8713 	241 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21735 	2264 	2371 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         6        10         4         3         8 
dram[1]:        13         4         8         8        16        16        16        16         8        12         4         4         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         6         8         6         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         4         8         8         8         8 
dram[4]:         8        13         9        11        16        16        17        16         6         8        11         8        10         1        12        10 
dram[5]:         6         6         9        10        16        16        17        16         9         6         7         6         4         4        14         8 
dram[6]:        14         4        16        10        16        16        16        16         7         7        13         4        14         4        10         8 
dram[7]:         4        20        11         9        16        16        16        16         9        10         4         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         7         8         6         1        10 
dram[9]:         3        12         9         9        16        16        16        16        15         7        14         7         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1372      1348      4431      7413      1600      4276       967       971      1925      1418      2763      5381      3793      4612      2875      2100 
dram[1]:      7074      9148      3686      4569      1298      2622       984       988      1827      4358      3451      3529      3367      1275      5495      4563 
dram[2]:      7543       768      4072      6451      4531      3148      7782       955      8756      1032      5553      5759      1552      5693      4574      2454 
dram[3]:      4608      6766      7351      3181      4029      1164       960      5214      6070      1883      3079      2051      9276      4414      1595      4162 
dram[4]:      2707      4133      5505      1575      1172      1166      3502       976      3359      2305      6554      3824      3587      6026      4330      3637 
dram[5]:      3045      3723      1155      1369      1764      1337      6926       973      7248      6571      3585      5905      7768      3576      5737      1408 
dram[6]:      3229      4794      6870      2144      2924      9087       996      3511      5453      4680      5536      8002      1795      3437      5220      9210 
dram[7]:      7810      7602      2452      1194      2002      4583      1001      2181      2747      2872      8629      4670      2379      4497      7133      2118 
dram[8]:      4462      2432      4893      5632      3265      1763       969      3674      3359      2724      6392      7325      1814      2224      6185      6098 
dram[9]:      3820      5094      4754      3565      2671      2322       975       980      3768      1623      5395      4945      2661      5917      1666      4426 
dram[10]:      1926      8440      3073      1357      3796      4046      9188       990      2241      2188      5200      4989      1413       816      1121      8522 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  3.300000  2.500000  3.111111  2.466667  3.285714  6.500000  4.000000  3.125000 
dram[1]:  5.000000  3.800000  8.000000  4.000000  5.500000  4.666667  4.750000  4.750000  3.090909  4.428571  2.533333  2.916667  5.500000  3.750000  5.600000  5.166667 
dram[2]:  4.200000  6.750000  4.000000  4.857143  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.588235  3.416667  2.555556  6.000000  4.400000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.000000  2.117647  3.875000  4.000000  4.142857  2.375000 
dram[4]:  3.250000  3.571429  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.384615  3.300000  2.466667  4.125000  2.428571  3.714286  3.375000  3.090909 
dram[5]:  4.285714  2.333333  5.833333  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.692308  2.916667  2.166667  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.400000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.187500  2.545455  2.812500  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.666667  4.142857  4.888889  5.285714  5.750000  4.800000  5.000000  5.500000  4.500000  3.181818  2.285714  2.833333  2.777778  5.800000  2.545455  5.400000 
dram[8]:  4.000000  3.000000  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.250000  2.727273  2.050000  5.600000  7.000000  6.250000  6.200000 
dram[9]:  4.857143  3.000000  6.666667  5.250000  4.166667  3.000000  8.500000  8.500000  4.000000  3.222222  3.153846  3.636364  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  4.000000  2.916667  3.076923  2.142857  6.250000  6.800000  6.666667  3.571429 
average row locality = 4993/1277 = 3.909945
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         7         7         6        11         9        12        12        10 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        12        14 
dram[2]:         9        11        10        11         1         2         1         0         7         9        13        13         8        13        10        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        11        11        14         0         3         1         0         5         7         9        10         6        10        11        12 
dram[5]:        12         5        11        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        13         9         9         1         3         0         0         6         5        14        10        10        10         9        12 
dram[7]:        13        12        13        12         2         3         0         0         5         8        10        10         9        12         9        12 
dram[8]:        10         8        12        11         2         1         0         0         7         5         8        10        15        13        12        14 
dram[9]:        15         8        13        14         3         1         0         0         3         6        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         7        11        15         8        10 
total reads: 1387
min_bank_accesses = 0!
chip skew: 138/119 = 1.16
average mf latency per bank:
dram[0]:        730       684      1305      1214      2581      2491      2968      3180      1112      1166       622       728       652       452       530       524
dram[1]:        731       465      1350      1461      2868      2430      2991      3052      1263      1227       714       631       588       372       464       510
dram[2]:        508       529      1286      1181      2813      2581      2702      3066      1270      1022       871       578       840       599       412       446
dram[3]:        345       423      1322      1215      2360      2690      3234      2656      1125      1498       769       681       648       623       661      1042
dram[4]:        670       517      1237      1217      3202      2239      3075      3233      1298      1429       877       461       506       553       310       573
dram[5]:        525       730      1166      1154      2328      2884      3099      3188      1324      1253       813       667       336       426       394       652
dram[6]:        433       307      1319      1423      2896      2437      3011      3097      1381      1356       764       780       744       475       869       696
dram[7]:        565       483      1277      1173      2736      2655      3197      3144      1415      1134       628       618       674       636       682       456
dram[8]:        574       805      1227      1345      2826      2872      2849      3159      1140      1456       671       758      2449       381       366       475
dram[9]:        393       614      1210      1230      2437      2431      3333      3424      1285      1148       697       581       537       616       518       702
dram[10]:        649       451      1386      1363      2659      2707      2935      2963      1083      1274       530       838       605       292       608       567
maximum mf latency per bank:
dram[0]:        360       360       484       466       436       442       412       448       496       451       377       360       360       352       367       362
dram[1]:        368       360       480       405       449       457       403       444       441       450       368       359       364       362       364       359
dram[2]:        364       363       518       484       446       458       437       432       475       447       359       362       359       360       359       360
dram[3]:        364       359       401       415       432       459       502       553       468       452       359       361       359       362       364       368
dram[4]:        359       360       563       530       455       456       523       525       482       482       361       359       363       364       359       374
dram[5]:        369       359       360       401       417       456       431       504       477       478       363       361       361       359       364       367
dram[6]:        359       379       377       396       425       449       478       475       500       477       372       358       363       359       361       375
dram[7]:        365       369       416       416       496       474       464       502       506       515       423       361       360       360       362       366
dram[8]:        360       371       466       406       448       469       422       461       490       515       358       371       361       361       358       360
dram[9]:        359       363       513       515       425       462       445       484       471       462       365       362       359       365       362       371
dram[10]:        358       362       405       485       460       463       405       472       461       456       404       366       359       359       364       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87407 n_act=119 n_pre=103 n_req=459 n_rd=1344 n_write=123 bw_util=0.03293
n_activity=7662 dram_eff=0.3829
bk0: 84a 88538i bk1: 68a 88679i bk2: 96a 88663i bk3: 80a 88710i bk4: 96a 88639i bk5: 92a 88558i bk6: 84a 88800i bk7: 84a 88699i bk8: 104a 88307i bk9: 112a 88285i bk10: 88a 88596i bk11: 104a 88317i bk12: 56a 88675i bk13: 56a 88692i bk14: 80a 88589i bk15: 60a 88642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0390253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87537 n_act=104 n_pre=88 n_req=431 n_rd=1248 n_write=119 bw_util=0.03069
n_activity=7326 dram_eff=0.3732
bk0: 68a 88667i bk1: 44a 88825i bk2: 84a 88713i bk3: 80a 88635i bk4: 84a 88748i bk5: 104a 88605i bk6: 76a 88866i bk7: 76a 88745i bk8: 108a 88385i bk9: 96a 88494i bk10: 112a 88417i bk11: 100a 88514i bk12: 48a 88771i bk13: 36a 88861i bk14: 64a 88663i bk15: 68a 88697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0460515
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87449 n_act=116 n_pre=100 n_req=456 n_rd=1300 n_write=131 bw_util=0.03212
n_activity=8074 dram_eff=0.3545
bk0: 48a 88768i bk1: 64a 88739i bk2: 88a 88646i bk3: 92a 88545i bk4: 80a 88775i bk5: 88a 88626i bk6: 76a 88842i bk7: 80a 88733i bk8: 100a 88394i bk9: 112a 88297i bk10: 124a 88323i bk11: 112a 88456i bk12: 60a 88663i bk13: 68a 88664i bk14: 48a 88782i bk15: 60a 88746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.034244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87436 n_act=118 n_pre=102 n_req=453 n_rd=1316 n_write=124 bw_util=0.03232
n_activity=8030 dram_eff=0.3587
bk0: 48a 88811i bk1: 60a 88734i bk2: 92a 88663i bk3: 104a 88495i bk4: 84a 88657i bk5: 84a 88611i bk6: 72a 88917i bk7: 84a 88681i bk8: 108a 88409i bk9: 92a 88458i bk10: 104a 88529i bk11: 112a 88402i bk12: 76a 88611i bk13: 68a 88668i bk14: 72a 88659i bk15: 56a 88720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0395865
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87470 n_act=117 n_pre=101 n_req=442 n_rd=1288 n_write=120 bw_util=0.03161
n_activity=7943 dram_eff=0.3545
bk0: 64a 88653i bk1: 56a 88705i bk2: 88a 88668i bk3: 100a 88493i bk4: 72a 88773i bk5: 96a 88532i bk6: 72a 88891i bk7: 68a 88805i bk8: 104a 88371i bk9: 104a 88389i bk10: 112a 88412i bk11: 92a 88606i bk12: 44a 88704i bk13: 64a 88672i bk14: 64a 88632i bk15: 88a 88468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0439526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87452 n_act=119 n_pre=103 n_req=447 n_rd=1300 n_write=122 bw_util=0.03192
n_activity=7809 dram_eff=0.3642
bk0: 72a 88622i bk1: 36a 88833i bk2: 96a 88661i bk3: 104a 88500i bk4: 88a 88623i bk5: 84a 88635i bk6: 68a 88907i bk7: 76a 88760i bk8: 92a 88610i bk9: 112a 88362i bk10: 112a 88543i bk11: 108a 88249i bk12: 48a 88777i bk13: 72a 88657i bk14: 56a 88692i bk15: 76a 88648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0399793
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87382 n_act=129 n_pre=113 n_req=461 n_rd=1348 n_write=124 bw_util=0.03304
n_activity=8164 dram_eff=0.3606
bk0: 52a 88712i bk1: 56a 88707i bk2: 96a 88645i bk3: 88a 88597i bk4: 84a 88729i bk5: 92a 88571i bk6: 84a 88805i bk7: 80a 88687i bk8: 116a 88257i bk9: 92a 88403i bk10: 124a 88344i bk11: 112a 88342i bk12: 60a 88672i bk13: 56a 88755i bk14: 80a 88647i bk15: 76a 88425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0508777
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87408 n_act=119 n_pre=103 n_req=464 n_rd=1336 n_write=130 bw_util=0.03291
n_activity=7828 dram_eff=0.3746
bk0: 60a 88671i bk1: 68a 88619i bk2: 124a 88504i bk3: 100a 88471i bk4: 84a 88713i bk5: 84a 88598i bk6: 80a 88804i bk7: 88a 88641i bk8: 88a 88491i bk9: 108a 88265i bk10: 88a 88503i bk11: 96a 88452i bk12: 64a 88639i bk13: 68a 88694i bk14: 76a 88569i bk15: 60a 88670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0592619
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87518 n_act=113 n_pre=97 n_req=438 n_rd=1240 n_write=128 bw_util=0.03071
n_activity=7740 dram_eff=0.3535
bk0: 56a 88734i bk1: 64a 88681i bk2: 104a 88483i bk3: 88a 88598i bk4: 72a 88789i bk5: 76a 88690i bk6: 76a 88841i bk7: 80a 88694i bk8: 92a 88481i bk9: 88a 88393i bk10: 88a 88565i bk11: 124a 88233i bk12: 52a 88698i bk13: 60a 88741i bk14: 52a 88772i bk15: 68a 88683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0527296
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0xc02c3f00, atomic=0 1 entries : 0x7fc1a2dea9e0 :  mf: uid=329393, sid00:w09, part=9, addr=0xc02c3f60, load , size=32, unknown  status = IN_PARTITION_DRAM (1921225), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87343 n_act=116 n_pre=100 n_req=488 n_rd=1399 n_write=138 bw_util=0.0345
n_activity=7782 dram_eff=0.395
bk0: 76a 88573i bk1: 52a 88696i bk2: 108a 88626i bk3: 112a 88430i bk4: 88a 88625i bk5: 104a 88466i bk6: 68a 88883i bk7: 68a 88758i bk8: 84a 88525i bk9: 92a 88334i bk10: 120a 88390i bk11: 108a 88372i bk12: 91a 88565i bk13: 84a 88464i bk14: 64a 88609i bk15: 80a 88598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0485656
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89096 n_nop=87464 n_act=108 n_pre=92 n_req=454 n_rd=1304 n_write=128 bw_util=0.03215
n_activity=7659 dram_eff=0.3739
bk0: 64a 88678i bk1: 64a 88662i bk2: 96a 88648i bk3: 96a 88613i bk4: 92a 88663i bk5: 76a 88685i bk6: 72a 88857i bk7: 84a 88674i bk8: 108a 88384i bk9: 112a 88360i bk10: 108a 88421i bk11: 92a 88509i bk12: 56a 88681i bk13: 76a 88563i bk14: 48a 88810i bk15: 60a 88647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0514164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3230
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.12879
	minimum = 6
	maximum = 24
Network latency average = 7.12466
	minimum = 6
	maximum = 20
Slowest packet = 33073
Flit latency average = 6.6081
	minimum = 6
	maximum = 20
Slowest flit = 50146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0277966
	minimum = 0.014481 (at node 11)
	maximum = 0.0413007 (at node 40)
Accepted packet rate average = 0.0277966
	minimum = 0.014481 (at node 11)
	maximum = 0.0413007 (at node 40)
Injected flit rate average = 0.0421584
	minimum = 0.0175657 (at node 11)
	maximum = 0.0755752 (at node 40)
Accepted flit rate average= 0.0421584
	minimum = 0.0258772 (at node 11)
	maximum = 0.0687631 (at node 6)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7784 (7 samples)
	minimum = 6 (7 samples)
	maximum = 89 (7 samples)
Network latency average = 11.6265 (7 samples)
	minimum = 6 (7 samples)
	maximum = 70.5714 (7 samples)
Flit latency average = 11.6004 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0204722 (7 samples)
	minimum = 0.0140331 (7 samples)
	maximum = 0.042363 (7 samples)
Accepted packet rate average = 0.0204722 (7 samples)
	minimum = 0.0140331 (7 samples)
	maximum = 0.042363 (7 samples)
Injected flit rate average = 0.0309479 (7 samples)
	minimum = 0.0160897 (7 samples)
	maximum = 0.0685219 (7 samples)
Accepted flit rate average = 0.0309479 (7 samples)
	minimum = 0.0219317 (7 samples)
	maximum = 0.0713225 (7 samples)
Injected packet size average = 1.51171 (7 samples)
Accepted packet size average = 1.51171 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 15 sec (195 sec)
gpgpu_simulation_rate = 43002 (inst/sec)
gpgpu_simulation_rate = 9852 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2733
gpu_sim_insn = 1132352
gpu_ipc =     414.3257
gpu_tot_sim_cycle = 2146109
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.4350
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 77
gpu_stall_icnt2sh    = 10665
partiton_reqs_in_parallel = 60126
partiton_reqs_in_parallel_total    = 1055637
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.5199
partiton_reqs_in_parallel_util = 60126
partiton_reqs_in_parallel_util_total    = 1055637
gpu_sim_cycle_parition_util = 2733
gpu_tot_sim_cycle_parition_util    = 47987
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9985
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     236.6652 GB/Sec
L2_BW_total  =       1.7473 GB/Sec
gpu_total_sim_rate=43067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0302
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 203427
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
279, 264, 293, 294, 308, 279, 293, 264, 517, 740, 294, 279, 294, 279, 279, 294, 235, 432, 250, 235, 250, 250, 328, 235, 220, 220, 250, 235, 220, 457, 220, 220, 191, 176, 176, 191, 191, 191, 429, 176, 176, 191, 176, 191, 191, 176, 191, 387, 206, 191, 176, 347, 176, 176, 206, 176, 191, 413, 176, 399, 294, 310, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49503
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 637
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107572	W0_Idle:362130	W0_Scoreboard:753198	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 109 
maxdqlatency = 0 
maxmflatency = 618 
averagemflatency = 188 
max_icnt2mem_latency = 492 
max_icnt2sh_latency = 2146108 
mrq_lat_table:3758 	97 	180 	529 	165 	186 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32940 	6436 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	24406 	816 	635 	1563 	11131 	946 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23430 	2602 	2386 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         6        10         4         3         8 
dram[1]:        13         4         8         8        16        16        16        16         8        12         4         4         8         1         4         4 
dram[2]:         4         2         8         8        16        15        17        16         7        10         6         8         6         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         4         8         8         8         8 
dram[4]:         8        13         9        11        16        16        17        16         6         8        11         8        10         1        12        10 
dram[5]:         6         6         9        10        16        16        17        16         9         6         7         6         4         4        14         8 
dram[6]:        14         4        16        10        16        16        16        16         7         7        13         4        14         4        10         8 
dram[7]:         4        20        11         9        16        16        16        16         9        10         4         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         7         8         6         1        10 
dram[9]:         3        12         9         9        16        16        16        16        15         7        14         7         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1372      1348      4431      7413      1600      4276       967       971      1925      1418      2763      5381      3793      4612      2875      2100 
dram[1]:      7074      9148      3686      4569      1298      2622       984       988      1827      4358      3451      3529      3367      1275      5495      4563 
dram[2]:      7543       768      4072      6451      4531      3148      7782       955      8756      1032      5553      5759      1552      5693      4574      2454 
dram[3]:      4608      6766      7351      3181      4029      1164       960      5214      6070      1883      3079      2051      9276      4414      1595      4162 
dram[4]:      2707      4133      5505      1575      1172      1166      3502       976      3359      2305      6554      3824      3587      6026      4330      3637 
dram[5]:      3045      3723      1155      1369      1764      1337      6926       973      7248      6571      3585      5905      7768      3576      5737      1408 
dram[6]:      3229      4794      6870      2144      2924      9087       996      3511      5453      4680      5536      8002      1795      3437      5220      9210 
dram[7]:      7810      7602      2452      1194      2002      4583      1001      2181      2747      2872      8629      4670      2379      4497      7133      2118 
dram[8]:      4462      2432      4893      5632      3265      1763       969      3674      3359      2724      6392      7325      1814      2224      6185      6098 
dram[9]:      3820      5094      4754      3565      2671      2322       975       980      3768      1623      5395      4945      2661      5917      1666      4426 
dram[10]:      1926      8440      3073      1357      3796      4046      9188       990      2241      2188      5200      4989      1413       816      1121      8522 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  3.300000  2.500000  3.111111  2.466667  3.285714  6.500000  4.000000  3.125000 
dram[1]:  5.000000  3.800000  8.000000  4.000000  5.500000  4.666667  4.750000  4.750000  3.090909  4.428571  2.533333  2.916667  5.500000  3.750000  5.600000  5.166667 
dram[2]:  4.200000  6.750000  4.000000  4.857143  5.250000  4.000000  5.000000  4.000000  2.909091  3.700000  2.588235  3.416667  2.555556  6.000000  4.400000  7.000000 
dram[3]:  8.000000  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.000000  2.117647  3.875000  4.000000  4.142857  2.375000 
dram[4]:  3.250000  3.571429  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.384615  3.300000  2.466667  4.125000  2.428571  3.714286  3.375000  3.090909 
dram[5]:  4.285714  2.333333  5.833333  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.692308  2.916667  2.166667  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.400000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.187500  2.545455  2.812500  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.666667  4.142857  4.888889  5.285714  5.750000  4.800000  5.000000  5.500000  4.500000  3.181818  2.285714  2.833333  2.777778  5.800000  2.545455  5.400000 
dram[8]:  4.000000  3.000000  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.250000  2.727273  2.050000  5.600000  7.000000  6.250000  6.200000 
dram[9]:  4.857143  3.000000  6.666667  5.250000  4.166667  3.000000  8.500000  8.500000  4.000000  3.222222  3.153846  3.636364  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  4.200000  4.000000  2.916667  3.076923  2.142857  6.250000  6.800000  6.666667  3.571429 
average row locality = 4993/1277 = 3.909945
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         7         7         6        11         9        12        12        10 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        12        14 
dram[2]:         9        11        10        11         1         2         1         0         7         9        13        13         8        13        10        13 
dram[3]:        12        11        11        13         3         2         0         2         9         4        10         8        12        11        11         5 
dram[4]:        10        11        11        14         0         3         1         0         5         7         9        10         6        10        11        12 
dram[5]:        12         5        11        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        13         9         9         1         3         0         0         6         5        14        10        10        10         9        12 
dram[7]:        13        12        13        12         2         3         0         0         5         8        10        10         9        12         9        12 
dram[8]:        10         8        12        11         2         1         0         0         7         5         8        10        15        13        12        14 
dram[9]:        15         8        13        14         3         1         0         0         3         6        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         7        11        15         8        10 
total reads: 1387
min_bank_accesses = 0!
chip skew: 138/119 = 1.16
average mf latency per bank:
dram[0]:        730       684      1368      1317      2877      2800      3803      4057      1467      1530       844       898       652       452       530       524
dram[1]:        731       465      1441      1571      3198      2705      3861      3925      1639      1545       873       804       588       372       464       510
dram[2]:        508       529      1380      1301      3123      2933      3431      3935      1600      1290       999       727       840       599       412       446
dram[3]:        345       423      1452      1330      2664      2961      4221      3384      1420      1982       985       870       648       623       661      1042
dram[4]:        670       517      1338      1341      3657      2556      3999      4253      1656      1817      1039       592       506       553       310       573
dram[5]:        525       730      1252      1269      2638      3206      4032      4157      1665      1574       933       803       336       426       394       652
dram[6]:        433       307      1443      1515      3279      2786      3858      3903      1654      1723       896       956       744       475       869       696
dram[7]:        565       483      1347      1266      3102      3000      4045      3992      1833      1456       806       801       674       636       682       456
dram[8]:        574       805      1316      1473      3401      3395      3778      4090      1564      1887       864       922     11947       381       366       475
dram[9]:        393       614      1301      1329      2803      2691      4341      4410      1791      1539       829       698       537       616       518       702
dram[10]:        649       451      1472      1474      2923      3077      3807      3737      1405      1616       681      1064       605       292       608       567
maximum mf latency per bank:
dram[0]:        360       360       484       466       436       442       412       448       496       451       377       360       360       352       367       362
dram[1]:        368       360       480       405       449       457       403       444       441       450       368       359       364       362       364       359
dram[2]:        364       363       518       484       446       458       437       432       475       447       359       362       359       360       359       360
dram[3]:        364       359       401       415       432       459       502       553       468       452       359       361       359       362       364       368
dram[4]:        359       360       563       530       455       456       523       525       482       482       361       359       363       364       359       374
dram[5]:        369       359       360       401       417       456       431       504       477       478       363       361       361       359       364       367
dram[6]:        359       379       377       396       425       449       478       475       500       477       372       358       363       359       361       375
dram[7]:        365       369       416       416       618       474       464       502       506       515       423       361       360       360       362       366
dram[8]:        360       371       466       406       547       509       422       461       490       515       358       371       375       361       358       360
dram[9]:        359       363       513       515       425       462       445       484       471       462       365       362       359       365       362       371
dram[10]:        358       362       405       485       460       463       405       472       461       456       404       366       359       359       364       368
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92480 n_act=119 n_pre=103 n_req=459 n_rd=1344 n_write=123 bw_util=0.03116
n_activity=7662 dram_eff=0.3829
bk0: 84a 93611i bk1: 68a 93752i bk2: 96a 93736i bk3: 80a 93783i bk4: 96a 93712i bk5: 92a 93631i bk6: 84a 93873i bk7: 84a 93772i bk8: 104a 93380i bk9: 112a 93358i bk10: 88a 93669i bk11: 104a 93390i bk12: 56a 93748i bk13: 56a 93765i bk14: 80a 93662i bk15: 60a 93715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.036923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92610 n_act=104 n_pre=88 n_req=431 n_rd=1248 n_write=119 bw_util=0.02903
n_activity=7326 dram_eff=0.3732
bk0: 68a 93740i bk1: 44a 93898i bk2: 84a 93786i bk3: 80a 93708i bk4: 84a 93821i bk5: 104a 93678i bk6: 76a 93939i bk7: 76a 93818i bk8: 108a 93458i bk9: 96a 93567i bk10: 112a 93490i bk11: 100a 93587i bk12: 48a 93844i bk13: 36a 93934i bk14: 64a 93736i bk15: 68a 93770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0435706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92522 n_act=116 n_pre=100 n_req=456 n_rd=1300 n_write=131 bw_util=0.03039
n_activity=8074 dram_eff=0.3545
bk0: 48a 93841i bk1: 64a 93812i bk2: 88a 93719i bk3: 92a 93618i bk4: 80a 93848i bk5: 88a 93699i bk6: 76a 93915i bk7: 80a 93806i bk8: 100a 93467i bk9: 112a 93370i bk10: 124a 93396i bk11: 112a 93529i bk12: 60a 93736i bk13: 68a 93737i bk14: 48a 93855i bk15: 60a 93819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0323992
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92509 n_act=118 n_pre=102 n_req=453 n_rd=1316 n_write=124 bw_util=0.03058
n_activity=8030 dram_eff=0.3587
bk0: 48a 93884i bk1: 60a 93807i bk2: 92a 93736i bk3: 104a 93568i bk4: 84a 93730i bk5: 84a 93684i bk6: 72a 93990i bk7: 84a 93754i bk8: 108a 93482i bk9: 92a 93531i bk10: 104a 93602i bk11: 112a 93475i bk12: 76a 93684i bk13: 68a 93741i bk14: 72a 93732i bk15: 56a 93793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0374539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92543 n_act=117 n_pre=101 n_req=442 n_rd=1288 n_write=120 bw_util=0.0299
n_activity=7943 dram_eff=0.3545
bk0: 64a 93726i bk1: 56a 93778i bk2: 88a 93741i bk3: 100a 93566i bk4: 72a 93846i bk5: 96a 93605i bk6: 72a 93964i bk7: 68a 93878i bk8: 104a 93444i bk9: 104a 93462i bk10: 112a 93485i bk11: 92a 93679i bk12: 44a 93777i bk13: 64a 93745i bk14: 64a 93705i bk15: 88a 93541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0415848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92525 n_act=119 n_pre=103 n_req=447 n_rd=1300 n_write=122 bw_util=0.0302
n_activity=7809 dram_eff=0.3642
bk0: 72a 93695i bk1: 36a 93906i bk2: 96a 93734i bk3: 104a 93573i bk4: 88a 93696i bk5: 84a 93708i bk6: 68a 93980i bk7: 76a 93833i bk8: 92a 93683i bk9: 112a 93435i bk10: 112a 93616i bk11: 108a 93322i bk12: 48a 93850i bk13: 72a 93730i bk14: 56a 93765i bk15: 76a 93721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0378256
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92455 n_act=129 n_pre=113 n_req=461 n_rd=1348 n_write=124 bw_util=0.03126
n_activity=8164 dram_eff=0.3606
bk0: 52a 93785i bk1: 56a 93780i bk2: 96a 93718i bk3: 88a 93670i bk4: 84a 93802i bk5: 92a 93644i bk6: 84a 93878i bk7: 80a 93760i bk8: 116a 93330i bk9: 92a 93476i bk10: 124a 93417i bk11: 112a 93415i bk12: 60a 93745i bk13: 56a 93828i bk14: 80a 93720i bk15: 76a 93498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0481369
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92481 n_act=119 n_pre=103 n_req=464 n_rd=1336 n_write=130 bw_util=0.03114
n_activity=7828 dram_eff=0.3746
bk0: 60a 93744i bk1: 68a 93692i bk2: 124a 93577i bk3: 100a 93544i bk4: 84a 93786i bk5: 84a 93671i bk6: 80a 93877i bk7: 88a 93714i bk8: 88a 93564i bk9: 108a 93338i bk10: 88a 93576i bk11: 96a 93525i bk12: 64a 93712i bk13: 68a 93767i bk14: 76a 93642i bk15: 60a 93743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0560694
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92591 n_act=113 n_pre=97 n_req=438 n_rd=1240 n_write=128 bw_util=0.02905
n_activity=7740 dram_eff=0.3535
bk0: 56a 93807i bk1: 64a 93754i bk2: 104a 93556i bk3: 88a 93671i bk4: 72a 93862i bk5: 76a 93763i bk6: 76a 93914i bk7: 80a 93767i bk8: 92a 93554i bk9: 88a 93466i bk10: 88a 93638i bk11: 124a 93306i bk12: 52a 93771i bk13: 60a 93814i bk14: 52a 93845i bk15: 68a 93756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.049889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92415 n_act=116 n_pre=100 n_req=488 n_rd=1400 n_write=138 bw_util=0.03266
n_activity=7795 dram_eff=0.3946
bk0: 76a 93646i bk1: 52a 93769i bk2: 108a 93699i bk3: 112a 93503i bk4: 88a 93698i bk5: 104a 93539i bk6: 68a 93956i bk7: 68a 93831i bk8: 84a 93598i bk9: 92a 93407i bk10: 120a 93463i bk11: 108a 93445i bk12: 92a 93636i bk13: 84a 93537i bk14: 64a 93682i bk15: 80a 93671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0459493
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=94169 n_nop=92537 n_act=108 n_pre=92 n_req=454 n_rd=1304 n_write=128 bw_util=0.03041
n_activity=7659 dram_eff=0.3739
bk0: 64a 93751i bk1: 64a 93735i bk2: 96a 93721i bk3: 96a 93686i bk4: 92a 93736i bk5: 76a 93758i bk6: 72a 93930i bk7: 84a 93747i bk8: 108a 93457i bk9: 112a 93433i bk10: 108a 93494i bk11: 92a 93582i bk12: 56a 93754i bk13: 76a 93636i bk14: 48a 93883i bk15: 60a 93720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0486466

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3230
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9414
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.491
	minimum = 6
	maximum = 496
Network latency average = 35.1965
	minimum = 6
	maximum = 338
Slowest packet = 68306
Flit latency average = 42.9018
	minimum = 6
	maximum = 337
Slowest flit = 108216
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499561
	minimum = 0.0366032 (at node 9)
	maximum = 0.264824 (at node 44)
Accepted packet rate average = 0.0499561
	minimum = 0.0366032 (at node 9)
	maximum = 0.264824 (at node 44)
Injected flit rate average = 0.0749341
	minimum = 0.0592972 (at node 32)
	maximum = 0.282394 (at node 44)
Accepted flit rate average= 0.0749341
	minimum = 0.0483163 (at node 9)
	maximum = 0.512079 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8675 (8 samples)
	minimum = 6 (8 samples)
	maximum = 139.875 (8 samples)
Network latency average = 14.5727 (8 samples)
	minimum = 6 (8 samples)
	maximum = 104 (8 samples)
Flit latency average = 15.5131 (8 samples)
	minimum = 6 (8 samples)
	maximum = 103.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0241577 (8 samples)
	minimum = 0.0168544 (8 samples)
	maximum = 0.0701707 (8 samples)
Accepted packet rate average = 0.0241577 (8 samples)
	minimum = 0.0168544 (8 samples)
	maximum = 0.0701707 (8 samples)
Injected flit rate average = 0.0364462 (8 samples)
	minimum = 0.0214906 (8 samples)
	maximum = 0.0952559 (8 samples)
Accepted flit rate average = 0.0364462 (8 samples)
	minimum = 0.0252297 (8 samples)
	maximum = 0.126417 (8 samples)
Injected packet size average = 1.50868 (8 samples)
Accepted packet size average = 1.50868 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 41 sec (221 sec)
gpgpu_simulation_rate = 43067 (inst/sec)
gpgpu_simulation_rate = 9710 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20481
gpu_sim_insn = 1536501
gpu_ipc =      75.0208
gpu_tot_sim_cycle = 2393812
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.6179
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 14365
gpu_stall_icnt2sh    = 87217
partiton_reqs_in_parallel = 436294
partiton_reqs_in_parallel_total    = 1115763
partiton_level_parallism =      21.3024
partiton_level_parallism_total  =       0.6484
partiton_reqs_in_parallel_util = 436294
partiton_reqs_in_parallel_util_total    = 1115763
gpu_sim_cycle_parition_util = 20481
gpu_tot_sim_cycle_parition_util    = 50720
partiton_level_parallism_util =      21.3024
partiton_level_parallism_util_total  =      21.7982
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     363.4474 GB/Sec
L2_BW_total  =       4.6761 GB/Sec
gpu_total_sim_rate=31404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 341603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
534, 287, 509, 590, 331, 302, 641, 445, 771, 763, 317, 549, 540, 618, 302, 514, 455, 455, 598, 426, 273, 273, 691, 452, 243, 243, 273, 429, 465, 480, 243, 450, 357, 340, 472, 320, 214, 513, 574, 432, 344, 214, 449, 214, 214, 199, 214, 410, 396, 825, 222, 512, 444, 664, 252, 288, 475, 459, 433, 615, 522, 816, 604, 550, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 125321
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118975
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1460
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:175367	W0_Idle:407626	W0_Scoreboard:1262126	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 437 
maxdqlatency = 0 
maxmflatency = 1609 
averagemflatency = 180 
max_icnt2mem_latency = 1466 
max_icnt2sh_latency = 2393774 
mrq_lat_table:6838 	178 	306 	901 	452 	478 	426 	137 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104285 	13382 	249 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	61263 	6319 	18631 	9570 	18634 	3428 	202 	40 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49967 	13818 	20138 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	133 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         8        21         6        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16         8        12        12        13        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         6        10        10        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        10        12        16        14        14        14        23 
dram[4]:         8        13        20        16        16        16        17        16         8         8        15         8        14        20        12        10 
dram[5]:        16        16        21        16        16        16        17        16         9         8        14         8        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         8        10        13         8        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14         8        14        18        15        21 
dram[8]:        16        12         9        12        16        16        16        16        11         8        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:      3246      3459      7747      7413      1692      4276      2389      3896      6856      3754      7864      5381      7240      8051      3675      4054 
dram[1]:      7074      9148      4906      7968      4585      2622       984      2799      6301      6668      6936      7754      3561      4751      5870      4563 
dram[2]:      7543      4207      4072      6451      6371      3148      7782      1009      8756      5240      7440      5759      4240      8070      8318      5027 
dram[3]:      4752      6766      8073      5272      4029      5394       960      5214      7338      1883      7670     12467      9276      4414      8472      8474 
dram[4]:      2707      4133      6625      3369      1260      3856      3502       976      5472      2947      6554      3824      4595      6026      4330      5406 
dram[5]:      6084      3723      6225      7076      1764      1337      6926      6638      7248      6571      3987      5905      7768      5509      7280      4345 
dram[6]:      4410      7089      6870      6345      2924      9087       996      3511      6601      4680      6988      8002      8406      7523      5220      9210 
dram[7]:      7810      7602      5620      5320      3583      4583      1001      3795      3942      3899      8629      4670      4966      4497      8418      4110 
dram[8]:      4462      2432      4893      5632      3265      1763       969      3674      5749      3743      6392      7325      5567      5102      8546      6098 
dram[9]:      3820      6191      4754      4477      2671      2792       975      1598      3768      7179      5395      4945      7698      6905      8226      8517 
dram[10]:      6117      8440      3073      3972      5246      6078      9188       990      6417      3289      5200      7847      5860      2802      2671      8707 
average row accesses per activate:
dram[0]:  4.266667  2.842105  5.000000  5.250000  3.153846  3.583333  3.090909  2.785714  3.052632  2.440000  4.176471  2.375000  3.411765  5.272727  4.133333  2.954545 
dram[1]:  4.692307  3.588235  4.214286  5.076923  3.071429  3.538461  3.444444  3.090909  2.941176  3.000000  2.760000  3.421053  4.461538  4.200000  4.400000  5.000000 
dram[2]:  3.933333  5.166667  3.300000  3.733333  3.700000  2.500000  2.714286  3.300000  2.809524  3.312500  2.800000  2.952381  2.950000  3.666667  3.933333  4.000000 
dram[3]:  4.307693  4.384615  4.714286  3.350000  4.000000  3.181818  3.300000  3.000000  2.947368  2.941176  3.500000  2.739130  3.222222  3.764706  4.000000  3.611111 
dram[4]:  2.904762  3.000000  4.000000  4.357143  3.636364  3.583333  5.200000  4.375000  2.320000  2.478261  2.807692  3.047619  4.055555  3.500000  3.500000  3.095238 
dram[5]:  3.470588  3.421053  3.941176  4.769231  3.230769  3.666667  3.500000  3.777778  2.650000  2.650000  3.428571  2.357143  4.000000  3.625000  3.368421  3.368421 
dram[6]:  3.222222  5.000000  4.428571  4.571429  3.000000  3.900000  3.300000  2.750000  2.346154  2.631579  3.000000  2.444444  3.875000  4.428571  3.736842  3.529412 
dram[7]:  4.461538  3.764706  3.888889  4.066667  2.833333  3.250000  3.000000  3.333333  3.411765  2.619048  2.346154  2.818182  3.388889  3.866667  3.222222  3.312500 
dram[8]:  3.210526  3.090909  2.850000  4.285714  3.000000  3.166667  5.000000  2.846154  2.944444  2.409091  3.190476  2.413793  5.083333  4.769231  4.727273  3.857143 
dram[9]:  3.937500  3.105263  4.125000  4.066667  2.705882  2.684211  5.285714  3.714286  3.533333  3.733333  3.227273  3.368421  3.933333  2.818182  5.454545  3.823529 
dram[10]:  4.153846  3.500000  3.000000  3.875000  3.076923  3.444444  2.916667  3.272727  3.222222  2.650000  2.680000  2.826087  4.266667  4.200000  4.125000  3.857143 
average row locality = 9729/2857 = 3.405320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11         9        16        16        16        18        19        17 
dram[4]:        16        17        16        17         2         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        16 
dram[8]:        16        15        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        16        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2165
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       1607      1408      1813      1742      2989      2941      4764      4400      2781      2651      2079      2147      1519      1361      1572      1231
dram[1]:       1613      1258      2038      1622      2990      2802      5199      4310      2950      2592      2072      2087      1583      1080      1450      1342
dram[2]:       1311      1461      1641      1731      2900      2782      4109      4685      2734      2898      2309      2233      1334      1299      1370      1442
dram[3]:       1482      1455      1861      1871      2983      2998      4821      3976      3061      2897      2510      2060      1479      1373      1437      1343
dram[4]:       1303      1139      1845      1799      3100      2838      5682      4725      2714      2910      2171      1979      1286      1307      1266      1464
dram[5]:       1436      1373      1772      2114      2756      2906      4538      5487      2855      3282      1814      2406      1086      1509      1217      1647
dram[6]:       1318      1341      1749      1669      2965      2933      4512      4692      2541      2943      2166      2141      1454      1339      1380      1506
dram[7]:       1496      1369      1894      1741      3249      3171      4959      4284      2707      3043      2139      2160      1325      1268      1173      1512
dram[8]:       1299      1619      1760      2017      3140      3076      4722      4857      2737      3114      1945      2149      6397      1764      1229      1673
dram[9]:       1487      1405      1889      1816      2802      2548      4402      5248      2809      2704      2152      2134      1520      1374      1374      1481
dram[10]:       1573      1309      1775      1897      3105      3305      4727      4409      2992      2938      2211      2207      1633      1362      1483      1463
maximum mf latency per bank:
dram[0]:        794       450       946       798       457       495       502       448       713       563       605       710       525       632       632       740
dram[1]:        487       485       707       865      1609       584       543       514       441       495       585       489       437       454       467       538
dram[2]:        589       476      1593       685       446       904       438       442       545       956       940       687       485       521       481       750
dram[3]:        464       542       425       496       587       629       502       553       474       452       841       765      1091       475       628       489
dram[4]:        443       588       563       530       680       606       523       525      1244       495      1302      1058       617       659       732      1199
dram[5]:        655       674       623       602       588       720       681       530       540       634       556       659       497       487       596       450
dram[6]:        757       653       493       484       450       654       553       475       500       477      1340       402       580      1376       641       442
dram[7]:        672       529       416       663       618       694       464       502       506       759      1146       519       794       504       454       376
dram[8]:        612       514       466       573       578       514       422       461       490       515       424      1551       544       657       756       545
dram[9]:        752       486       529       676       491       662       558       484       609       501       553       843       624       556       478       628
dram[10]:        409       436       765       485       473       505       500       558       588       474       696       529       629       538       621       748
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128631 n_act=267 n_pre=251 n_req=907 n_rd=2856 n_write=193 bw_util=0.04613
n_activity=13853 dram_eff=0.4402
bk0: 192a 130327i bk1: 152a 130630i bk2: 176a 130702i bk3: 188a 130363i bk4: 152a 130996i bk5: 160a 130691i bk6: 136a 131013i bk7: 156a 130928i bk8: 188a 130350i bk9: 204a 130135i bk10: 216a 130149i bk11: 236a 129562i bk12: 168a 130390i bk13: 164a 130423i bk14: 176a 130398i bk15: 192a 129975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.196009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128842 n_act=236 n_pre=220 n_req=878 n_rd=2696 n_write=204 bw_util=0.04387
n_activity=13249 dram_eff=0.4378
bk0: 172a 130928i bk1: 172a 130673i bk2: 172a 130845i bk3: 188a 130566i bk4: 160a 130749i bk5: 172a 130594i bk6: 124a 131090i bk7: 136a 130889i bk8: 152a 130891i bk9: 160a 130454i bk10: 208a 130433i bk11: 192a 130573i bk12: 164a 130987i bk13: 180a 130624i bk14: 196a 130554i bk15: 148a 131044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.128807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128745 n_act=264 n_pre=248 n_req=880 n_rd=2748 n_write=193 bw_util=0.04449
n_activity=14183 dram_eff=0.4147
bk0: 172a 131044i bk1: 184a 130946i bk2: 200a 130428i bk3: 148a 131131i bk4: 136a 131180i bk5: 168a 130810i bk6: 148a 130887i bk7: 132a 131049i bk8: 196a 130341i bk9: 172a 130535i bk10: 216a 130419i bk11: 184a 130597i bk12: 172a 130674i bk13: 192a 130574i bk14: 168a 130600i bk15: 160a 130738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.113285
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128786 n_act=251 n_pre=235 n_req=880 n_rd=2728 n_write=198 bw_util=0.04427
n_activity=13421 dram_eff=0.436
bk0: 156a 130958i bk1: 164a 131042i bk2: 192a 130866i bk3: 200a 130353i bk4: 164a 130599i bk5: 128a 130628i bk6: 132a 131097i bk7: 148a 130818i bk8: 180a 130537i bk9: 164a 130774i bk10: 188a 130829i bk11: 188a 130521i bk12: 168a 130894i bk13: 184a 130762i bk14: 180a 130607i bk15: 192a 130495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.133587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128621 n_act=277 n_pre=261 n_req=906 n_rd=2844 n_write=195 bw_util=0.04598
n_activity=14414 dram_eff=0.4217
bk0: 180a 130930i bk1: 160a 130558i bk2: 176a 130988i bk3: 176a 130763i bk4: 152a 130835i bk5: 160a 130712i bk6: 100a 131407i bk7: 140a 130935i bk8: 184a 130400i bk9: 188a 130261i bk10: 220a 130310i bk11: 192a 130543i bk12: 228a 130135i bk13: 212a 130182i bk14: 184a 130201i bk15: 192a 130014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.173747
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128677 n_act=268 n_pre=252 n_req=898 n_rd=2804 n_write=197 bw_util=0.0454
n_activity=13904 dram_eff=0.4317
bk0: 172a 130584i bk1: 196a 130401i bk2: 192a 130468i bk3: 184a 130704i bk4: 156a 130628i bk5: 164a 130436i bk6: 136a 130687i bk7: 136a 130725i bk8: 172a 130418i bk9: 172a 130447i bk10: 212a 130292i bk11: 200a 129866i bk12: 168a 130343i bk13: 164a 130786i bk14: 188a 130547i bk15: 192a 130363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.202605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128724 n_act=265 n_pre=249 n_req=890 n_rd=2760 n_write=200 bw_util=0.04478
n_activity=14078 dram_eff=0.4205
bk0: 160a 130913i bk1: 148a 131104i bk2: 184a 130832i bk3: 188a 130748i bk4: 156a 131028i bk5: 144a 130888i bk6: 132a 131125i bk7: 132a 131080i bk8: 196a 130380i bk9: 160a 130830i bk10: 216a 130540i bk11: 200a 130624i bk12: 172a 130773i bk13: 176a 130709i bk14: 220a 130387i bk15: 176a 130311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.111197
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128813 n_act=263 n_pre=247 n_req=865 n_rd=2680 n_write=195 bw_util=0.0435
n_activity=13603 dram_eff=0.4227
bk0: 164a 130988i bk1: 188a 130771i bk2: 212a 130707i bk3: 176a 130653i bk4: 124a 131145i bk5: 144a 130973i bk6: 132a 131220i bk7: 160a 130879i bk8: 188a 130492i bk9: 180a 130648i bk10: 176a 130565i bk11: 184a 130607i bk12: 180a 130905i bk13: 160a 131028i bk14: 164a 130915i bk15: 148a 131105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0854854
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128870 n_act=257 n_pre=241 n_req=856 n_rd=2632 n_write=198 bw_util=0.04281
n_activity=13515 dram_eff=0.4188
bk0: 180a 130716i bk1: 212a 130557i bk2: 164a 130937i bk3: 176a 130893i bk4: 120a 130996i bk5: 140a 130795i bk6: 120a 131552i bk7: 148a 130977i bk8: 172a 130754i bk9: 168a 130777i bk10: 200a 130654i bk11: 208a 130562i bk12: 156a 130967i bk13: 184a 130963i bk14: 132a 130954i bk15: 152a 130962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0930044
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128711 n_act=252 n_pre=236 n_req=899 n_rd=2800 n_write=199 bw_util=0.04537
n_activity=13235 dram_eff=0.4532
bk0: 184a 130833i bk1: 168a 130557i bk2: 200a 130729i bk3: 176a 130728i bk4: 168a 130579i bk5: 192a 130289i bk6: 148a 131018i bk7: 104a 131259i bk8: 172a 130692i bk9: 172a 130656i bk10: 220a 130344i bk11: 188a 130628i bk12: 172a 130985i bk13: 176a 130638i bk14: 172a 130852i bk15: 188a 130620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.131417
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132198 n_nop=128797 n_act=258 n_pre=242 n_req=870 n_rd=2708 n_write=193 bw_util=0.04389
n_activity=13420 dram_eff=0.4323
bk0: 152a 131081i bk1: 160a 130773i bk2: 196a 130795i bk3: 184a 130858i bk4: 152a 131010i bk5: 116a 130945i bk6: 136a 131106i bk7: 144a 131005i bk8: 184a 130737i bk9: 168a 130831i bk10: 200a 130472i bk11: 188a 130532i bk12: 192a 130573i bk13: 188a 130429i bk14: 196a 130452i bk15: 152a 130546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.125925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3318
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.7032
	minimum = 6
	maximum = 447
Network latency average = 19.5897
	minimum = 6
	maximum = 447
Slowest packet = 156437
Flit latency average = 17.907
	minimum = 6
	maximum = 447
Slowest flit = 241773
Fragmentation average = 0.0212456
	minimum = 0
	maximum = 330
Injected packet rate average = 0.0766934
	minimum = 0.0564453 (at node 8)
	maximum = 0.0915771 (at node 39)
Accepted packet rate average = 0.0766934
	minimum = 0.0564453 (at node 8)
	maximum = 0.0915771 (at node 39)
Injected flit rate average = 0.120534
	minimum = 0.0724609 (at node 8)
	maximum = 0.17207 (at node 39)
Accepted flit rate average= 0.120534
	minimum = 0.10498 (at node 44)
	maximum = 0.163159 (at node 24)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9604 (9 samples)
	minimum = 6 (9 samples)
	maximum = 174 (9 samples)
Network latency average = 15.1302 (9 samples)
	minimum = 6 (9 samples)
	maximum = 142.111 (9 samples)
Flit latency average = 15.7791 (9 samples)
	minimum = 6 (9 samples)
	maximum = 141.444 (9 samples)
Fragmentation average = 0.00236062 (9 samples)
	minimum = 0 (9 samples)
	maximum = 36.6667 (9 samples)
Injected packet rate average = 0.029995 (9 samples)
	minimum = 0.0212534 (9 samples)
	maximum = 0.0725492 (9 samples)
Accepted packet rate average = 0.029995 (9 samples)
	minimum = 0.0212534 (9 samples)
	maximum = 0.0725492 (9 samples)
Injected flit rate average = 0.0457893 (9 samples)
	minimum = 0.027154 (9 samples)
	maximum = 0.103791 (9 samples)
Accepted flit rate average = 0.0457893 (9 samples)
	minimum = 0.0340909 (9 samples)
	maximum = 0.1305 (9 samples)
Injected packet size average = 1.52657 (9 samples)
Accepted packet size average = 1.52657 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 52 sec (352 sec)
gpgpu_simulation_rate = 31404 (inst/sec)
gpgpu_simulation_rate = 6800 (cycle/sec)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4317
gpu_sim_insn = 1211812
gpu_ipc =     280.7070
gpu_tot_sim_cycle = 2620279
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.6813
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 14365
gpu_stall_icnt2sh    = 87223
partiton_reqs_in_parallel = 94974
partiton_reqs_in_parallel_total    = 1552057
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.6286
partiton_reqs_in_parallel_util = 94974
partiton_reqs_in_parallel_util_total    = 1552057
gpu_sim_cycle_parition_util = 4317
gpu_tot_sim_cycle_parition_util    = 71201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8098
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     223.2485 GB/Sec
L2_BW_total  =       4.6397 GB/Sec
gpu_total_sim_rate=31211

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0167
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 372233
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
570, 323, 545, 626, 367, 338, 677, 481, 807, 799, 353, 585, 576, 654, 338, 550, 491, 491, 634, 462, 309, 309, 727, 488, 279, 279, 309, 465, 501, 516, 279, 486, 393, 376, 508, 356, 250, 549, 610, 468, 380, 250, 485, 235, 250, 235, 250, 446, 432, 861, 258, 548, 480, 685, 288, 324, 511, 495, 469, 651, 558, 852, 640, 586, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 202798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196375
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1537
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:292487	W0_Idle:458802	W0_Scoreboard:1274582	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 437 
maxdqlatency = 0 
maxmflatency = 2540 
averagemflatency = 181 
max_icnt2mem_latency = 2410 
max_icnt2sh_latency = 2620278 
mrq_lat_table:6838 	178 	306 	901 	452 	478 	426 	137 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113298 	14512 	254 	25 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	63050 	6793 	19002 	11190 	23223 	4718 	215 	44 	21 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51486 	14334 	20151 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         8        21         6        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16         8        12        12        13        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         6        10        10        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        10        12        16        14        14        14        23 
dram[4]:         8        13        20        16        16        16        17        16         8         8        15         8        14        20        12        10 
dram[5]:        16        16        21        16        16        16        17        16         9         8        14         8        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         8        10        13         8        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14         8        14        18        15        21 
dram[8]:        16        12         9        12        16        16        16        16        11         8        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:      3246      3459      7747      7413      1692      4276      2389      3896      6856      3754      7864      5381      7240      8051      3675      4054 
dram[1]:      7074      9148      4906      7968      4585      2622       984      2799      6301      6668      6936      7754      3561      4751      5870      4563 
dram[2]:      7543      4207      4072      6451      6371      3148      7782      1009      8756      5240      7440      5759      4240      8070      8318      5027 
dram[3]:      4752      6766      8073      5272      4029      5394       960      5214      7338      1883      7670     12467      9276      4414      8472      8474 
dram[4]:      2707      4133      6625      3369      1260      3856      3502       976      5472      2947      6554      3824      4595      6026      4330      5406 
dram[5]:      6084      3723      6225      7076      1764      1337      6926      6638      7248      6571      3987      5905      7768      5509      7280      4345 
dram[6]:      4410      7089      6870      6345      2924      9087       996      3511      6601      4680      6988      8002      8406      7523      5220      9210 
dram[7]:      7810      7602      5620      5320      3583      4583      1001      3795      3942      3899      8629      4670      4966      4497      8418      4110 
dram[8]:      4462      2432      4893      5632      3265      1763       969      3674      5749      3743      6392      7325      5567      5102      8546      6098 
dram[9]:      3820      6191      4754      4477      2671      2792       975      1598      3768      7179      5395      4945      7698      6905      8226      8517 
dram[10]:      6117      8440      3073      3972      5246      6078      9188       990      6417      3289      5200      7847      5860      2802      2671      8707 
average row accesses per activate:
dram[0]:  4.266667  2.842105  5.000000  5.250000  3.153846  3.583333  3.090909  2.785714  3.052632  2.440000  4.176471  2.375000  3.411765  5.272727  4.133333  2.954545 
dram[1]:  4.692307  3.588235  4.214286  5.076923  3.071429  3.538461  3.444444  3.090909  2.941176  3.000000  2.760000  3.421053  4.461538  4.200000  4.400000  5.000000 
dram[2]:  3.933333  5.166667  3.300000  3.733333  3.700000  2.500000  2.714286  3.300000  2.809524  3.312500  2.800000  2.952381  2.950000  3.666667  3.933333  4.000000 
dram[3]:  4.307693  4.384615  4.714286  3.350000  4.000000  3.181818  3.300000  3.000000  2.947368  2.941176  3.500000  2.739130  3.222222  3.764706  4.000000  3.611111 
dram[4]:  2.904762  3.000000  4.000000  4.357143  3.636364  3.583333  5.200000  4.375000  2.320000  2.478261  2.807692  3.047619  4.055555  3.500000  3.500000  3.095238 
dram[5]:  3.470588  3.421053  3.941176  4.769231  3.230769  3.666667  3.500000  3.777778  2.650000  2.650000  3.428571  2.357143  4.000000  3.625000  3.368421  3.368421 
dram[6]:  3.222222  5.000000  4.428571  4.571429  3.000000  3.900000  3.300000  2.750000  2.346154  2.631579  3.000000  2.444444  3.875000  4.428571  3.736842  3.529412 
dram[7]:  4.461538  3.764706  3.888889  4.066667  2.833333  3.250000  3.000000  3.333333  3.411765  2.619048  2.346154  2.818182  3.388889  3.866667  3.222222  3.312500 
dram[8]:  3.210526  3.090909  2.850000  4.285714  3.000000  3.166667  5.000000  2.846154  2.944444  2.409091  3.190476  2.413793  5.083333  4.769231  4.727273  3.857143 
dram[9]:  3.937500  3.105263  4.125000  4.066667  2.705882  2.684211  5.285714  3.714286  3.533333  3.733333  3.227273  3.368421  3.933333  2.818182  5.454545  3.823529 
dram[10]:  4.153846  3.500000  3.000000  3.875000  3.076923  3.444444  2.916667  3.272727  3.222222  2.650000  2.680000  2.826087  4.266667  4.200000  4.125000  3.857143 
average row locality = 9729/2857 = 3.405320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11         9        16        16        16        18        19        17 
dram[4]:        16        17        16        17         2         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        16 
dram[8]:        16        15        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        16        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2165
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       1607      1408      1912      1831      3322      3269      5441      4993      3087      2948      2239      2305      1519      1361      1572      1231
dram[1]:       1613      1258      2134      1709      3274      3084      5923      4980      3312      2934      2221      2239      1583      1080      1450      1342
dram[2]:       1311      1461      1725      1845      3239      3086      4698      5365      3006      3227      2450      2403      1334      1299      1370      1442
dram[3]:       1482      1455      1961      1969      3307      3358      5505      4551      3402      3249      2686      2230      1479      1373      1437      1343
dram[4]:       1303      1139      1948      1907      3412      3148      6557      5369      3005      3217      2305      2136      1286      1307      1266      1464
dram[5]:       1436      1373      1870      2226      3089      3217      5261      6162      3203      3604      1949      2555      1086      1509      1217      1647
dram[6]:       1318      1341      1852      1773      3364      3324      5194      5352      2814      3279      2306      2293      1454      1339      1380      1506
dram[7]:       1496      1369      1976      1846      3664      3514      5649      4848      3015      3360      2301      2315      1325      1268      1173      1512
dram[8]:       1299      1619      1883      2131      3682      3550      5616      5554      3146      3492      2128      2313     14150      1764      1229      1673
dram[9]:       1487      1405      2092      2023      3134      2818      5029      6124      3136      3003      2283      2282      1520      1374      1374      1481
dram[10]:       1573      1309      1942      2079      3431      3736      5368      5051      3277      3253      2366      2356      1633      1362      1483      1463
maximum mf latency per bank:
dram[0]:        794       450       946       798       984       954       502       448       713       563       605       710       525       632       632       740
dram[1]:        487       485       707       865      1609       584       543       514       441       495       585       489       437       454       467       538
dram[2]:        589       476      1593       685       446       904       438       442       545       956       940       687       485       521       481       750
dram[3]:        464       542       425       496      1341       629       502       553       474       452       841       765      1091       475       628       489
dram[4]:        443       588       563       530       680      1010       523       525      1244       495      1302      1058       617       659       732      1199
dram[5]:        655       674       623       602       588       720       681       530       540       634       556       659       497       487       596       450
dram[6]:        757       653       493       484      1903      1295       553       475       500       477      1340       402       580      1376       641       442
dram[7]:        672       529       416       663       618       694       464       502       506       759      1146       519       794       504       454       376
dram[8]:        612       514       466       573      1929      1929       422       461       490       515       424      1551       544       657       756       545
dram[9]:        752       486      2539      2540      1891       662       558       484       609       501       553       843       624       556       478       628
dram[10]:        409       436      2537      2536       473       505       500       558       588       474       696       529       629       538       621       748
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136646 n_act=267 n_pre=251 n_req=907 n_rd=2856 n_write=193 bw_util=0.04349
n_activity=13853 dram_eff=0.4402
bk0: 192a 138342i bk1: 152a 138645i bk2: 176a 138717i bk3: 188a 138378i bk4: 152a 139011i bk5: 160a 138706i bk6: 136a 139028i bk7: 156a 138943i bk8: 188a 138365i bk9: 204a 138150i bk10: 216a 138164i bk11: 236a 137577i bk12: 168a 138405i bk13: 164a 138438i bk14: 176a 138413i bk15: 192a 137990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.184805
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136857 n_act=236 n_pre=220 n_req=878 n_rd=2696 n_write=204 bw_util=0.04137
n_activity=13249 dram_eff=0.4378
bk0: 172a 138943i bk1: 172a 138688i bk2: 172a 138860i bk3: 188a 138581i bk4: 160a 138764i bk5: 172a 138609i bk6: 124a 139105i bk7: 136a 138904i bk8: 152a 138906i bk9: 160a 138469i bk10: 208a 138448i bk11: 192a 138588i bk12: 164a 139002i bk13: 180a 138639i bk14: 196a 138569i bk15: 148a 139059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.121444
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136760 n_act=264 n_pre=248 n_req=880 n_rd=2748 n_write=193 bw_util=0.04195
n_activity=14183 dram_eff=0.4147
bk0: 172a 139059i bk1: 184a 138961i bk2: 200a 138443i bk3: 148a 139146i bk4: 136a 139195i bk5: 168a 138825i bk6: 148a 138902i bk7: 132a 139064i bk8: 196a 138356i bk9: 172a 138550i bk10: 216a 138434i bk11: 184a 138612i bk12: 172a 138689i bk13: 192a 138589i bk14: 168a 138615i bk15: 160a 138753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.106809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136801 n_act=251 n_pre=235 n_req=880 n_rd=2728 n_write=198 bw_util=0.04174
n_activity=13421 dram_eff=0.436
bk0: 156a 138973i bk1: 164a 139057i bk2: 192a 138881i bk3: 200a 138368i bk4: 164a 138614i bk5: 128a 138643i bk6: 132a 139112i bk7: 148a 138833i bk8: 180a 138552i bk9: 164a 138789i bk10: 188a 138844i bk11: 188a 138536i bk12: 168a 138909i bk13: 184a 138777i bk14: 180a 138622i bk15: 192a 138510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.125951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136636 n_act=277 n_pre=261 n_req=906 n_rd=2844 n_write=195 bw_util=0.04335
n_activity=14414 dram_eff=0.4217
bk0: 180a 138945i bk1: 160a 138573i bk2: 176a 139003i bk3: 176a 138778i bk4: 152a 138850i bk5: 160a 138727i bk6: 100a 139422i bk7: 140a 138950i bk8: 184a 138415i bk9: 188a 138276i bk10: 220a 138325i bk11: 192a 138558i bk12: 228a 138150i bk13: 212a 138197i bk14: 184a 138216i bk15: 192a 138029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.163815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136692 n_act=268 n_pre=252 n_req=898 n_rd=2804 n_write=197 bw_util=0.04281
n_activity=13904 dram_eff=0.4317
bk0: 172a 138599i bk1: 196a 138416i bk2: 192a 138483i bk3: 184a 138719i bk4: 156a 138643i bk5: 164a 138451i bk6: 136a 138702i bk7: 136a 138740i bk8: 172a 138433i bk9: 172a 138462i bk10: 212a 138307i bk11: 200a 137881i bk12: 168a 138358i bk13: 164a 138801i bk14: 188a 138562i bk15: 192a 138378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.191024
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136739 n_act=265 n_pre=249 n_req=890 n_rd=2760 n_write=200 bw_util=0.04222
n_activity=14078 dram_eff=0.4205
bk0: 160a 138928i bk1: 148a 139119i bk2: 184a 138847i bk3: 188a 138763i bk4: 156a 139043i bk5: 144a 138903i bk6: 132a 139140i bk7: 132a 139095i bk8: 196a 138395i bk9: 160a 138845i bk10: 216a 138555i bk11: 200a 138639i bk12: 172a 138788i bk13: 176a 138724i bk14: 220a 138402i bk15: 176a 138326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.10484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136828 n_act=263 n_pre=247 n_req=865 n_rd=2680 n_write=195 bw_util=0.04101
n_activity=13603 dram_eff=0.4227
bk0: 164a 139003i bk1: 188a 138786i bk2: 212a 138722i bk3: 176a 138668i bk4: 124a 139160i bk5: 144a 138988i bk6: 132a 139235i bk7: 160a 138894i bk8: 188a 138507i bk9: 180a 138663i bk10: 176a 138580i bk11: 184a 138622i bk12: 180a 138920i bk13: 160a 139043i bk14: 164a 138930i bk15: 148a 139120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0805988
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136885 n_act=257 n_pre=241 n_req=856 n_rd=2632 n_write=198 bw_util=0.04037
n_activity=13515 dram_eff=0.4188
bk0: 180a 138731i bk1: 212a 138572i bk2: 164a 138952i bk3: 176a 138908i bk4: 120a 139011i bk5: 140a 138810i bk6: 120a 139567i bk7: 148a 138992i bk8: 172a 138769i bk9: 168a 138792i bk10: 200a 138669i bk11: 208a 138577i bk12: 156a 138982i bk13: 184a 138978i bk14: 132a 138969i bk15: 152a 138977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.087688
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136726 n_act=252 n_pre=236 n_req=899 n_rd=2800 n_write=199 bw_util=0.04278
n_activity=13235 dram_eff=0.4532
bk0: 184a 138848i bk1: 168a 138572i bk2: 200a 138744i bk3: 176a 138743i bk4: 168a 138594i bk5: 192a 138304i bk6: 148a 139033i bk7: 104a 139274i bk8: 172a 138707i bk9: 172a 138671i bk10: 220a 138359i bk11: 188a 138643i bk12: 172a 139000i bk13: 176a 138653i bk14: 172a 138867i bk15: 188a 138635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.123904
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=140213 n_nop=136812 n_act=258 n_pre=242 n_req=870 n_rd=2708 n_write=193 bw_util=0.04138
n_activity=13420 dram_eff=0.4323
bk0: 152a 139096i bk1: 160a 138788i bk2: 196a 138810i bk3: 184a 138873i bk4: 152a 139025i bk5: 116a 138960i bk6: 136a 139121i bk7: 144a 139020i bk8: 184a 138752i bk9: 168a 138846i bk10: 200a 138487i bk11: 188a 138547i bk12: 192a 138588i bk13: 188a 138444i bk14: 196a 138467i bk15: 152a 138561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.118727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3318
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.9705
	minimum = 6
	maximum = 594
Network latency average = 41.1919
	minimum = 6
	maximum = 413
Slowest packet = 239130
Flit latency average = 51.2333
	minimum = 6
	maximum = 412
Slowest flit = 371012
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471177
	minimum = 0.0361446 (at node 0)
	maximum = 0.278383 (at node 44)
Accepted packet rate average = 0.0471177
	minimum = 0.0361446 (at node 0)
	maximum = 0.278383 (at node 44)
Injected flit rate average = 0.0706766
	minimum = 0.0527108 (at node 32)
	maximum = 0.289504 (at node 44)
Accepted flit rate average= 0.0706766
	minimum = 0.0435589 (at node 0)
	maximum = 0.545644 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.3614 (10 samples)
	minimum = 6 (10 samples)
	maximum = 216 (10 samples)
Network latency average = 17.7364 (10 samples)
	minimum = 6 (10 samples)
	maximum = 169.2 (10 samples)
Flit latency average = 19.3245 (10 samples)
	minimum = 6 (10 samples)
	maximum = 168.5 (10 samples)
Fragmentation average = 0.00212456 (10 samples)
	minimum = 0 (10 samples)
	maximum = 33 (10 samples)
Injected packet rate average = 0.0317072 (10 samples)
	minimum = 0.0227425 (10 samples)
	maximum = 0.0931325 (10 samples)
Accepted packet rate average = 0.0317072 (10 samples)
	minimum = 0.0227425 (10 samples)
	maximum = 0.0931325 (10 samples)
Injected flit rate average = 0.048278 (10 samples)
	minimum = 0.0297097 (10 samples)
	maximum = 0.122362 (10 samples)
Accepted flit rate average = 0.048278 (10 samples)
	minimum = 0.0350377 (10 samples)
	maximum = 0.172014 (10 samples)
Injected packet size average = 1.52262 (10 samples)
Accepted packet size average = 1.52262 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 33 sec (393 sec)
gpgpu_simulation_rate = 31211 (inst/sec)
gpgpu_simulation_rate = 6667 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 56264
gpu_sim_insn = 2703696
gpu_ipc =      48.0537
gpu_tot_sim_cycle = 2903765
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.1554
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 207939
gpu_stall_icnt2sh    = 787172
partiton_reqs_in_parallel = 1044234
partiton_reqs_in_parallel_total    = 1647031
partiton_level_parallism =      18.5595
partiton_level_parallism_total  =       0.9268
partiton_reqs_in_parallel_util = 1044234
partiton_reqs_in_parallel_util_total    = 1647031
gpu_sim_cycle_parition_util = 56076
gpu_tot_sim_cycle_parition_util    = 75518
partiton_level_parallism_util =      18.6218
partiton_level_parallism_util_total  =      20.4513
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     506.7922 GB/Sec
L2_BW_total  =      14.0065 GB/Sec
gpu_total_sim_rate=16782

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641161
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
820, 586, 911, 864, 682, 662, 891, 805, 1131, 977, 716, 799, 815, 1023, 653, 874, 767, 765, 872, 844, 687, 575, 966, 686, 614, 578, 521, 818, 764, 765, 567, 710, 641, 651, 847, 607, 489, 825, 864, 874, 699, 501, 783, 487, 502, 501, 438, 776, 781, 1244, 606, 825, 803, 912, 561, 591, 763, 773, 708, 1024, 881, 1130, 918, 867, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1163960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1152934
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6140
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1647274	W0_Idle:587640	W0_Scoreboard:1982677	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 29780 
averagemflatency = 295 
max_icnt2mem_latency = 29470 
max_icnt2sh_latency = 2903396 
mrq_lat_table:11580 	265 	428 	1178 	828 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	349375 	72576 	3417 	1834 	75 	28 	131 	1493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	83520 	17409 	152885 	76270 	47118 	43998 	3826 	2125 	225 	75 	21 	174 	1449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83847 	69289 	128448 	8291 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	132964 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	216 	32 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        10 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14         8        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13         8        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14         8        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     10299     15846     12407     21380     12525     12386      8943      6566     25225     25921      9634     16047      9600     10567     18230     23065 
dram[1]:     10369     10339     11011     12729      9127     11063     14212     10212     12887      9567     16043     17794     13744     17118     16205     12091 
dram[2]:     13477     11552      9288      8650     11776     11398     19660     16317      8756      9410     17750      6096      7659     12509     10113      6461 
dram[3]:     15842     13168     15192      9039      8540     10313      8795     16566     17201     17921     13115     12467      9276      9816     10168      9866 
dram[4]:     16123     14783      7562     15892     11498     14492      9692     19834     21876     19442     14250      7096     11859     14881      8145     17868 
dram[5]:      7248      7474     12637      9866     14445     14452     14012     17540     11831      9949      9234     11941     18217      9581     15001     10046 
dram[6]:     11134      8782     15918      7115     13315     14437      8162      6883     11674     12924     14237     17899     14974     14719      7966      9838 
dram[7]:     14798      7602     12611     14378     14464     11056      9675     10518     10385     17316     16137     15382      8250     10506     11383     10603 
dram[8]:     18097     14451      9341      7685      7572     12802      8627      5717     10615     14743     14083     14518     13492     12328     13984     12117 
dram[9]:     10014     14586      9248      7080     13434     14458     12768      8956     11126     11732     15241     14067     10324     17200     14585      9248 
dram[10]:     16843      8927      7696     12769     14489      9503     13373     11389      8877     11528     16115     16178     14006     12053      9805     16326 
average row accesses per activate:
dram[0]:  3.305556  2.813953  3.419355  4.148148  2.250000  2.750000  3.115385  2.200000  2.870968  3.062500  3.294118  2.260000  3.305556  4.464286  3.656250  3.285714 
dram[1]:  3.076923  3.026316  3.029412  4.074074  2.562500  2.962963  2.846154  2.612903  3.241379  3.233333  2.642857  3.272727  4.100000  3.514286  4.103448  4.259259 
dram[2]:  3.531250  3.838710  3.054054  3.151515  3.695652  2.906250  2.833333  3.409091  2.295455  3.161290  2.500000  2.714286  2.800000  3.230769  3.270270  2.974359 
dram[3]:  2.950000  3.108108  3.303030  2.897436  3.185185  2.925926  2.562500  3.200000  2.380952  3.387097  3.027027  2.600000  2.833333  3.000000  3.444444  3.378378 
dram[4]:  2.408163  3.027027  3.566667  3.750000  3.000000  2.724138  3.761905  4.105263  2.828571  2.583333  2.720930  2.651163  3.647059  3.432432  3.075000  3.368421 
dram[5]:  2.906977  2.595745  3.656250  3.709677  2.709677  3.000000  3.038461  3.619048  2.794118  2.939394  2.833333  2.361702  3.571429  3.222222  3.500000  2.886364 
dram[6]:  3.179487  3.750000  3.393939  3.166667  2.821429  2.580645  2.785714  2.888889  2.575000  2.750000  2.586957  2.500000  3.000000  3.210526  2.772727  2.875000 
dram[7]:  3.558824  2.880952  3.363636  3.575758  2.696970  3.458333  3.038461  3.320000  2.970588  2.764706  2.523809  2.750000  2.595745  3.150000  3.050000  3.076923 
dram[8]:  2.829268  2.795455  3.055556  3.785714  2.441176  2.545455  3.380952  2.785714  3.064516  2.771429  2.756098  2.369565  3.026316  3.323529  2.975000  3.184211 
dram[9]:  3.131579  2.382979  3.257143  3.468750  2.750000  2.562500  3.636364  3.434783  3.133333  2.911765  2.511111  2.613636  2.818182  3.048780  2.975000  3.638889 
dram[10]:  3.371428  3.081081  2.769231  3.531250  2.645161  2.257143  3.000000  2.962963  3.117647  2.757576  2.511111  2.918919  3.405406  3.529412  3.571429  3.500000 
average row locality = 18571/6138 = 3.025578
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       4865      5422      4877      5087      7274      7090      9417     10171      9815     10112      8830      9975      4775      5004      4459      4486
dram[1]:       4545      4405      5112      5141      6861      6578     10170     10199      8626      8979      9088      8982      5694      4564      4896      4380
dram[2]:       4137      4854      4309      5274      6642      6862      9131      9072      9267      9151      9104      8618      5634      5124      5208      5198
dram[3]:       5153      5015      5589      5337      6837      6434      9768      9805      9245      8931      9777      8953      5675      5811      4286      4554
dram[4]:       6265      5273      6172      5621      7301      7085     10876     10600      9313     10470      8994      8571      5905      5677      4541      4383
dram[5]:       5313      6027      4668      5515      7441      6520      9076     10290      9464     10238      7717      8744      5484      5672      4753      5187
dram[6]:       5081      4779      5044      5234      6837      8583     10131      9716      8980      9775      9035      8673      5697      4898      5166      5769
dram[7]:       4799      4229      4839      5177      7427      6910      9567     10515      9587     10396      8513      9033      4953      5849      5535      5785
dram[8]:       4908      5161      4266      5145      6338      7563     11289      9998      8907      9107      9234      9290     11687      4904      5443      4908
dram[9]:       5392      5022      5508      4724      7633      5536     11670     10397     10594      9874      8682      9163      5444      5252      5818      4985
dram[10]:       4953      4365      5134      5938      7814      6862     10902     10127      9339      9750      8929      8599      4710      4351      4855      4692
maximum mf latency per bank:
dram[0]:      28040     28112     26590     25457     26925     26881     26307     27648     28437     28981     29399     29580     27600     28264     23761     23815
dram[1]:      23364     28071     27234     24163     28606     26697     26455     27682     25751     28437     29554     27529     27615     26776     23966     23967
dram[2]:      23389     28051     23720     26569     27615     27641     26517     25680     28514     24113     29599     29706     26829     24325     28660     28686
dram[3]:      28068     23417     26556     26388     27720     25366     27722     27859     28483     23001     29560     29612     26778     23803     25356     28661
dram[4]:      28051     28070     26689     26822     26688     25163     26413     27790     28908     28892     29320     28728     27576     27584     27617     25822
dram[5]:      28083     26534     26853     26893     25180     26899     27831     26456     23806     29185     27613     29780     27592     28939     28787     28872
dram[6]:      26502     26579     24421     24385     26746     28005     26330     26398     28999     28964     26194     29557     27567     28899     27751     28807
dram[7]:      23575     23615     24476     24253     28077     27595     26417     26314     27038     27040     28736     27156     28890     28931     28810     28853
dram[8]:      28102     28014     24552     24235     27621     27601     26389     26305     22755     22922     28695     29346     28769     24408     28835     23968
dram[9]:      28071     23450     26350     26351     27627     27514     27706     27699     29034     29505     28833     29596     24549     27394     28700     28776
dram[10]:      28054     23783     23878     26355     27639     25176     27714     26399     29521     29514     29450     28516     28248     27423     23859     23996
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237551 n_act=541 n_pre=525 n_req=1662 n_rd=5876 n_write=193 bw_util=0.04961
n_activity=25691 dram_eff=0.4725
bk0: 412a 239837i bk1: 420a 239600i bk2: 360a 240375i bk3: 384a 239810i bk4: 312a 241241i bk5: 296a 240993i bk6: 324a 240688i bk7: 308a 240610i bk8: 312a 240594i bk9: 352a 240140i bk10: 380a 240268i bk11: 384a 240109i bk12: 412a 239955i bk13: 432a 239830i bk14: 396a 239999i bk15: 392a 239671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.517721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237676 n_act=509 n_pre=493 n_req=1655 n_rd=5804 n_write=204 bw_util=0.04911
n_activity=25171 dram_eff=0.4774
bk0: 408a 239975i bk1: 388a 239679i bk2: 348a 240423i bk3: 364a 240175i bk4: 316a 240876i bk5: 308a 240792i bk6: 296a 240904i bk7: 324a 240196i bk8: 328a 240870i bk9: 344a 239818i bk10: 376a 240034i bk11: 364a 240212i bk12: 424a 240736i bk13: 420a 239977i bk14: 408a 239780i bk15: 388a 240211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237363 n_act=561 n_pre=545 n_req=1699 n_rd=6024 n_write=193 bw_util=0.05082
n_activity=26614 dram_eff=0.4672
bk0: 388a 240647i bk1: 412a 240425i bk2: 388a 239962i bk3: 340a 240790i bk4: 328a 240724i bk5: 360a 240279i bk6: 336a 240267i bk7: 300a 240327i bk8: 364a 239572i bk9: 352a 239775i bk10: 376a 239853i bk11: 392a 239697i bk12: 440a 239724i bk13: 432a 239614i bk14: 416a 239865i bk15: 400a 239873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574683
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237343 n_act=570 n_pre=554 n_req=1704 n_rd=6020 n_write=199 bw_util=0.05083
n_activity=26789 dram_eff=0.4643
bk0: 404a 240002i bk1: 396a 240119i bk2: 364a 240414i bk3: 384a 239866i bk4: 332a 240400i bk5: 304a 240351i bk6: 328a 240775i bk7: 312a 240780i bk8: 356a 240356i bk9: 380a 240332i bk10: 384a 240332i bk11: 404a 240090i bk12: 412a 240124i bk13: 408a 240292i bk14: 420a 239763i bk15: 432a 239798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.51918
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237451 n_act=547 n_pre=531 n_req=1687 n_rd=5960 n_write=197 bw_util=0.05033
n_activity=26709 dram_eff=0.461
bk0: 408a 240457i bk1: 380a 240062i bk2: 364a 240574i bk3: 352a 240224i bk4: 320a 240329i bk5: 304a 240777i bk6: 312a 240957i bk7: 312a 240419i bk8: 348a 240687i bk9: 332a 240176i bk10: 396a 240282i bk11: 392a 240107i bk12: 432a 239940i bk13: 440a 239715i bk14: 424a 239481i bk15: 444a 239229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.538923
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237275 n_act=567 n_pre=551 n_req=1721 n_rd=6096 n_write=197 bw_util=0.05144
n_activity=26436 dram_eff=0.4761
bk0: 436a 239563i bk1: 424a 239941i bk2: 392a 240142i bk3: 396a 240124i bk4: 324a 240170i bk5: 336a 239826i bk6: 312a 240301i bk7: 304a 240159i bk8: 340a 239801i bk9: 348a 239545i bk10: 400a 239470i bk11: 380a 239909i bk12: 428a 240252i bk13: 396a 240727i bk14: 436a 240123i bk15: 444a 239640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.595531
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237320 n_act=585 n_pre=569 n_req=1703 n_rd=6012 n_write=200 bw_util=0.05078
n_activity=27217 dram_eff=0.4565
bk0: 424a 240500i bk1: 408a 240568i bk2: 384a 240599i bk3: 388a 240532i bk4: 304a 241076i bk5: 308a 240675i bk6: 312a 240840i bk7: 312a 240854i bk8: 364a 240802i bk9: 356a 240645i bk10: 404a 240469i bk11: 396a 240947i bk12: 416a 240544i bk13: 416a 240338i bk14: 424a 239889i bk15: 396a 239909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.432452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237334 n_act=566 n_pre=550 n_req=1706 n_rd=6040 n_write=196 bw_util=0.05097
n_activity=26988 dram_eff=0.4621
bk0: 416a 240368i bk1: 416a 240292i bk2: 376a 240596i bk3: 404a 240250i bk4: 344a 240538i bk5: 320a 240645i bk6: 316a 240671i bk7: 332a 240259i bk8: 360a 240207i bk9: 336a 240360i bk10: 356a 240139i bk11: 376a 240357i bk12: 424a 240280i bk13: 432a 240184i bk14: 420a 240621i bk15: 412a 240105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.562051
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237551 n_act=568 n_pre=552 n_req=1653 n_rd=5816 n_write=199 bw_util=0.04917
n_activity=25883 dram_eff=0.4648
bk0: 400a 240114i bk1: 428a 239987i bk2: 376a 240690i bk3: 360a 240953i bk4: 320a 240554i bk5: 324a 240331i bk6: 284a 241571i bk7: 312a 240778i bk8: 340a 241219i bk9: 344a 240912i bk10: 384a 240514i bk11: 364a 241018i bk12: 372a 240557i bk13: 388a 240764i bk14: 400a 240262i bk15: 420a 240312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444128
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237329 n_act=575 n_pre=559 n_req=1705 n_rd=6024 n_write=199 bw_util=0.05087
n_activity=25712 dram_eff=0.4841
bk0: 408a 240035i bk1: 380a 240104i bk2: 392a 240818i bk3: 376a 240616i bk4: 336a 240589i bk5: 316a 240382i bk6: 320a 240787i bk7: 316a 240809i bk8: 336a 240282i bk9: 344a 240227i bk10: 388a 239948i bk11: 392a 240239i bk12: 432a 240463i bk13: 428a 240112i bk14: 408a 240030i bk15: 452a 239984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.524166
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244686 n_nop=237480 n_act=550 n_pre=534 n_req=1676 n_rd=5928 n_write=194 bw_util=0.05004
n_activity=25797 dram_eff=0.4746
bk0: 408a 240031i bk1: 388a 239666i bk2: 364a 240275i bk3: 388a 240177i bk4: 320a 240421i bk5: 308a 239944i bk6: 320a 240495i bk7: 320a 240574i bk8: 376a 240522i bk9: 320a 241002i bk10: 384a 240447i bk11: 360a 240790i bk12: 440a 240086i bk13: 416a 239674i bk14: 432a 239710i bk15: 384a 239674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.586948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3378
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.186
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9822
	minimum = 6
	maximum = 805
Network latency average = 35.4113
	minimum = 6
	maximum = 764
Slowest packet = 291654
Flit latency average = 29.8311
	minimum = 6
	maximum = 764
Slowest flit = 463320
Fragmentation average = 0.0628754
	minimum = 0
	maximum = 541
Injected packet rate average = 0.106937
	minimum = 0.0815093 (at node 20)
	maximum = 0.124388 (at node 29)
Accepted packet rate average = 0.106937
	minimum = 0.0815093 (at node 20)
	maximum = 0.124388 (at node 29)
Injected flit rate average = 0.182918
	minimum = 0.10737 (at node 20)
	maximum = 0.26567 (at node 29)
Accepted flit rate average= 0.182918
	minimum = 0.158175 (at node 30)
	maximum = 0.232789 (at node 27)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6905 (11 samples)
	minimum = 6 (11 samples)
	maximum = 269.545 (11 samples)
Network latency average = 19.3432 (11 samples)
	minimum = 6 (11 samples)
	maximum = 223.273 (11 samples)
Flit latency average = 20.2796 (11 samples)
	minimum = 6 (11 samples)
	maximum = 222.636 (11 samples)
Fragmentation average = 0.00764736 (11 samples)
	minimum = 0 (11 samples)
	maximum = 79.1818 (11 samples)
Injected packet rate average = 0.0385463 (11 samples)
	minimum = 0.0280849 (11 samples)
	maximum = 0.0959739 (11 samples)
Accepted packet rate average = 0.0385463 (11 samples)
	minimum = 0.0280849 (11 samples)
	maximum = 0.0959739 (11 samples)
Injected flit rate average = 0.060518 (11 samples)
	minimum = 0.0367697 (11 samples)
	maximum = 0.13539 (11 samples)
Accepted flit rate average = 0.060518 (11 samples)
	minimum = 0.046232 (11 samples)
	maximum = 0.177539 (11 samples)
Injected packet size average = 1.57001 (11 samples)
Accepted packet size average = 1.57001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 52 sec (892 sec)
gpgpu_simulation_rate = 16782 (inst/sec)
gpgpu_simulation_rate = 3255 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4332
gpu_sim_insn = 1431682
gpu_ipc =     330.4898
gpu_tot_sim_cycle = 3130247
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.2397
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 207939
gpu_stall_icnt2sh    = 787195
partiton_reqs_in_parallel = 95304
partiton_reqs_in_parallel_total    = 2691265
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.8902
partiton_reqs_in_parallel_util = 95304
partiton_reqs_in_parallel_util_total    = 2691265
gpu_sim_cycle_parition_util = 4332
gpu_tot_sim_cycle_parition_util    = 131594
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.5006
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     224.0508 GB/Sec
L2_BW_total  =      13.3031 GB/Sec
gpu_total_sim_rate=17541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 671881
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
892, 658, 983, 936, 754, 734, 963, 877, 1203, 1049, 788, 871, 887, 1095, 725, 946, 803, 801, 908, 880, 723, 611, 1002, 722, 650, 614, 557, 854, 800, 801, 603, 746, 677, 687, 883, 643, 525, 861, 900, 910, 735, 537, 819, 523, 538, 537, 474, 812, 817, 1280, 642, 861, 839, 948, 597, 627, 799, 809, 744, 1060, 917, 1166, 954, 903, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1242070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1231022
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 6162
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1765319	W0_Idle:638743	W0_Scoreboard:1994955	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 29780 
averagemflatency = 293 
max_icnt2mem_latency = 29470 
max_icnt2sh_latency = 3130246 
mrq_lat_table:11580 	265 	428 	1178 	828 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	358521 	73666 	3421 	1834 	75 	28 	131 	1493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	85332 	17841 	153223 	78034 	51688 	45305 	3839 	2129 	225 	75 	21 	174 	1449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	85565 	69607 	128460 	8291 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	141156 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	225 	32 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        10 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14         8        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13         8        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14         8        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     10299     15846     12407     21380     12525     12386      8943      6566     25225     25921      9634     16047      9600     10567     18230     23065 
dram[1]:     10369     10339     11011     12729      9127     11063     14212     10212     12887      9567     16043     17794     13744     17118     16205     12091 
dram[2]:     13477     11552      9288      8650     11776     11398     19660     16317      8756      9410     17750      6096      7659     12509     10113      6461 
dram[3]:     15842     13168     15192      9039      8540     10313      8795     16566     17201     17921     13115     12467      9276      9816     10168      9866 
dram[4]:     16123     14783      7562     15892     11498     14492      9692     19834     21876     19442     14250      7096     11859     14881      8145     17868 
dram[5]:      7248      7474     12637      9866     14445     14452     14012     17540     11831      9949      9234     11941     18217      9581     15001     10046 
dram[6]:     11134      8782     15918      7115     13315     14437      8162      6883     11674     12924     14237     17899     14974     14719      7966      9838 
dram[7]:     14798      7602     12611     14378     14464     11056      9675     10518     10385     17316     16137     15382      8250     10506     11383     10603 
dram[8]:     18097     14451      9341      7685      7572     12802      8627      5717     10615     14743     14083     14518     13492     12328     13984     12117 
dram[9]:     10014     14586      9248      7080     13434     14458     12768      8956     11126     11732     15241     14067     10324     17200     14585      9248 
dram[10]:     16843      8927      7696     12769     14489      9503     13373     11389      8877     11528     16115     16178     14006     12053      9805     16326 
average row accesses per activate:
dram[0]:  3.305556  2.813953  3.419355  4.148148  2.250000  2.750000  3.115385  2.200000  2.870968  3.062500  3.294118  2.260000  3.305556  4.464286  3.656250  3.285714 
dram[1]:  3.076923  3.026316  3.029412  4.074074  2.562500  2.962963  2.846154  2.612903  3.241379  3.233333  2.642857  3.272727  4.100000  3.514286  4.103448  4.259259 
dram[2]:  3.531250  3.838710  3.054054  3.151515  3.695652  2.906250  2.833333  3.409091  2.295455  3.161290  2.500000  2.714286  2.800000  3.230769  3.270270  2.974359 
dram[3]:  2.950000  3.108108  3.303030  2.897436  3.185185  2.925926  2.562500  3.200000  2.380952  3.387097  3.027027  2.600000  2.833333  3.000000  3.444444  3.378378 
dram[4]:  2.408163  3.027027  3.566667  3.750000  3.000000  2.724138  3.761905  4.105263  2.828571  2.583333  2.720930  2.651163  3.647059  3.432432  3.075000  3.368421 
dram[5]:  2.906977  2.595745  3.656250  3.709677  2.709677  3.000000  3.038461  3.619048  2.794118  2.939394  2.833333  2.361702  3.571429  3.222222  3.500000  2.886364 
dram[6]:  3.179487  3.750000  3.393939  3.166667  2.821429  2.580645  2.785714  2.888889  2.575000  2.750000  2.586957  2.500000  3.000000  3.210526  2.772727  2.875000 
dram[7]:  3.558824  2.880952  3.363636  3.575758  2.696970  3.458333  3.038461  3.320000  2.970588  2.764706  2.523809  2.750000  2.595745  3.150000  3.050000  3.076923 
dram[8]:  2.829268  2.795455  3.055556  3.785714  2.441176  2.545455  3.380952  2.785714  3.064516  2.771429  2.756098  2.369565  3.026316  3.323529  2.975000  3.184211 
dram[9]:  3.131579  2.382979  3.257143  3.468750  2.750000  2.562500  3.636364  3.434783  3.133333  2.911765  2.511111  2.613636  2.818182  3.048780  2.975000  3.638889 
dram[10]:  3.371428  3.081081  2.769231  3.531250  2.645161  2.257143  3.000000  2.962963  3.117647  2.757576  2.511111  2.918919  3.405406  3.529412  3.571429  3.500000 
average row locality = 18571/6138 = 3.025578
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:       4865      5422      4928      5139      7432      7254      9710     10475     10021     10298      8929     10084      4775      5004      4459      4486
dram[1]:       4545      4405      5165      5194      7019      6745     10476     10480      8817      9158      9180      9074      5694      4564      4896      4380
dram[2]:       4137      4854      4359      5333      6796      7012      9396      9376      9434      9324      9191      8705      5634      5124      5208      5198
dram[3]:       5153      5015      5648      5393      6991      6599     10040     10080      9433      9099      9886      9048      5675      5811      4286      4554
dram[4]:       6265      5273      6230      5685      7456      7246     11162     10893      9487     10655      9078      8660      5905      5677      4541      4383
dram[5]:       5313      6027      4725      5575      7609      6692      9389     10595      9654     10416      7799      8834      5484      5672      4753      5187
dram[6]:       5081      4779      5103      5291      7023      8757     10415     10006      9151      9948      9119      8761      5697      4898      5166      5769
dram[7]:       4799      4229      4895      5235      7572      7068      9849     10787      9751     10574      8604      9129      4953      5849      5535      5785
dram[8]:       4908      5161      4333      5212      6538      7751     11666     10321      9137      9321      9339      9388     15813      4904      5443      4908
dram[9]:       5392      5022      5560      4782      7798      5721     11957     10691     10769     10044      8771      9253      5444      5252      5818      4985
dram[10]:       4953      4365      5192      5994      8005      7035     11185     10418      9501      9934      9019      8693      4710      4351      4855      4692
maximum mf latency per bank:
dram[0]:      28040     28112     26590     25457     26925     26881     26307     27648     28437     28981     29399     29580     27600     28264     23761     23815
dram[1]:      23364     28071     27234     24163     28606     26697     26455     27682     25751     28437     29554     27529     27615     26776     23966     23967
dram[2]:      23389     28051     23720     26569     27615     27641     26517     25680     28514     24113     29599     29706     26829     24325     28660     28686
dram[3]:      28068     23417     26556     26388     27720     25366     27722     27859     28483     23001     29560     29612     26778     23803     25356     28661
dram[4]:      28051     28070     26689     26822     26688     25163     26413     27790     28908     28892     29320     28728     27576     27584     27617     25822
dram[5]:      28083     26534     26853     26893     25180     26899     27831     26456     23806     29185     27613     29780     27592     28939     28787     28872
dram[6]:      26502     26579     24421     24385     26746     28005     26330     26398     28999     28964     26194     29557     27567     28899     27751     28807
dram[7]:      23575     23615     24476     24253     28077     27595     26417     26314     27038     27040     28736     27156     28890     28931     28810     28853
dram[8]:      28102     28014     24552     24235     27621     27601     26389     26305     22755     22922     28695     29346     28769     24408     28835     23968
dram[9]:      28071     23450     26350     26351     27627     27514     27706     27699     29034     29505     28833     29596     24549     27394     28700     28776
dram[10]:      28054     23783     23878     26355     27639     25176     27714     26399     29521     29514     29450     28516     28248     27423     23859     23996
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245594 n_act=541 n_pre=525 n_req=1662 n_rd=5876 n_write=193 bw_util=0.04803
n_activity=25691 dram_eff=0.4725
bk0: 412a 247880i bk1: 420a 247643i bk2: 360a 248418i bk3: 384a 247853i bk4: 312a 249284i bk5: 296a 249036i bk6: 324a 248731i bk7: 308a 248653i bk8: 312a 248637i bk9: 352a 248183i bk10: 380a 248311i bk11: 384a 248152i bk12: 412a 247998i bk13: 432a 247873i bk14: 396a 248042i bk15: 392a 247714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.501244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245719 n_act=509 n_pre=493 n_req=1655 n_rd=5804 n_write=204 bw_util=0.04754
n_activity=25171 dram_eff=0.4774
bk0: 408a 248018i bk1: 388a 247722i bk2: 348a 248466i bk3: 364a 248218i bk4: 316a 248919i bk5: 308a 248835i bk6: 296a 248947i bk7: 324a 248239i bk8: 328a 248913i bk9: 344a 247861i bk10: 376a 248077i bk11: 364a 248255i bk12: 424a 248779i bk13: 420a 248020i bk14: 408a 247823i bk15: 388a 248254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.548046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245406 n_act=561 n_pre=545 n_req=1699 n_rd=6024 n_write=193 bw_util=0.0492
n_activity=26614 dram_eff=0.4672
bk0: 388a 248690i bk1: 412a 248468i bk2: 388a 248005i bk3: 340a 248833i bk4: 328a 248767i bk5: 360a 248322i bk6: 336a 248310i bk7: 300a 248370i bk8: 364a 247615i bk9: 352a 247818i bk10: 376a 247896i bk11: 392a 247740i bk12: 440a 247767i bk13: 432a 247657i bk14: 416a 247908i bk15: 400a 247916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.556394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245386 n_act=570 n_pre=554 n_req=1704 n_rd=6020 n_write=199 bw_util=0.04921
n_activity=26789 dram_eff=0.4643
bk0: 404a 248045i bk1: 396a 248162i bk2: 364a 248457i bk3: 384a 247909i bk4: 332a 248443i bk5: 304a 248394i bk6: 328a 248818i bk7: 312a 248823i bk8: 356a 248399i bk9: 380a 248375i bk10: 384a 248375i bk11: 404a 248133i bk12: 412a 248167i bk13: 408a 248335i bk14: 420a 247806i bk15: 432a 247841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.502657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245494 n_act=547 n_pre=531 n_req=1687 n_rd=5960 n_write=197 bw_util=0.04872
n_activity=26709 dram_eff=0.461
bk0: 408a 248500i bk1: 380a 248105i bk2: 364a 248617i bk3: 352a 248267i bk4: 320a 248372i bk5: 304a 248820i bk6: 312a 249000i bk7: 312a 248462i bk8: 348a 248730i bk9: 332a 248219i bk10: 396a 248325i bk11: 392a 248150i bk12: 432a 247983i bk13: 440a 247758i bk14: 424a 247524i bk15: 444a 247272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.521772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245318 n_act=567 n_pre=551 n_req=1721 n_rd=6096 n_write=197 bw_util=0.0498
n_activity=26436 dram_eff=0.4761
bk0: 436a 247606i bk1: 424a 247984i bk2: 392a 248185i bk3: 396a 248167i bk4: 324a 248213i bk5: 336a 247869i bk6: 312a 248344i bk7: 304a 248202i bk8: 340a 247844i bk9: 348a 247588i bk10: 400a 247513i bk11: 380a 247952i bk12: 428a 248295i bk13: 396a 248770i bk14: 436a 248166i bk15: 444a 247683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.576578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245363 n_act=585 n_pre=569 n_req=1703 n_rd=6012 n_write=200 bw_util=0.04916
n_activity=27217 dram_eff=0.4565
bk0: 424a 248543i bk1: 408a 248611i bk2: 384a 248642i bk3: 388a 248575i bk4: 304a 249119i bk5: 308a 248718i bk6: 312a 248883i bk7: 312a 248897i bk8: 364a 248845i bk9: 356a 248688i bk10: 404a 248512i bk11: 396a 248990i bk12: 416a 248587i bk13: 416a 248381i bk14: 424a 247932i bk15: 396a 247952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245377 n_act=566 n_pre=550 n_req=1706 n_rd=6040 n_write=196 bw_util=0.04935
n_activity=26988 dram_eff=0.4621
bk0: 416a 248411i bk1: 416a 248335i bk2: 376a 248639i bk3: 404a 248293i bk4: 344a 248581i bk5: 320a 248688i bk6: 316a 248714i bk7: 332a 248302i bk8: 360a 248250i bk9: 336a 248403i bk10: 356a 248182i bk11: 376a 248400i bk12: 424a 248323i bk13: 432a 248227i bk14: 420a 248664i bk15: 412a 248148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.544164
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245594 n_act=568 n_pre=552 n_req=1653 n_rd=5816 n_write=199 bw_util=0.0476
n_activity=25883 dram_eff=0.4648
bk0: 400a 248157i bk1: 428a 248030i bk2: 376a 248733i bk3: 360a 248996i bk4: 320a 248597i bk5: 324a 248374i bk6: 284a 249614i bk7: 312a 248821i bk8: 340a 249262i bk9: 344a 248955i bk10: 384a 248557i bk11: 364a 249061i bk12: 372a 248600i bk13: 388a 248807i bk14: 400a 248305i bk15: 420a 248355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.429994
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245372 n_act=575 n_pre=559 n_req=1705 n_rd=6024 n_write=199 bw_util=0.04925
n_activity=25712 dram_eff=0.4841
bk0: 408a 248078i bk1: 380a 248147i bk2: 392a 248861i bk3: 376a 248659i bk4: 336a 248632i bk5: 316a 248425i bk6: 320a 248830i bk7: 316a 248852i bk8: 336a 248325i bk9: 344a 248270i bk10: 388a 247991i bk11: 392a 248282i bk12: 432a 248506i bk13: 428a 248155i bk14: 408a 248073i bk15: 452a 248027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507484
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=252729 n_nop=245523 n_act=550 n_pre=534 n_req=1676 n_rd=5928 n_write=194 bw_util=0.04845
n_activity=25797 dram_eff=0.4746
bk0: 408a 248074i bk1: 388a 247709i bk2: 364a 248318i bk3: 388a 248220i bk4: 320a 248464i bk5: 308a 247987i bk6: 320a 248538i bk7: 320a 248617i bk8: 376a 248565i bk9: 320a 249045i bk10: 384a 248490i bk11: 360a 248833i bk12: 440a 248129i bk13: 416a 247717i bk14: 432a 247753i bk15: 384a 247717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568269

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3378
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.183
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.9356
	minimum = 6
	maximum = 589
Network latency average = 41.0089
	minimum = 6
	maximum = 346
Slowest packet = 861119
Flit latency average = 50.9924
	minimum = 6
	maximum = 345
Slowest flit = 1430666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.047287
	minimum = 0.036943 (at node 2)
	maximum = 0.279843 (at node 44)
Accepted packet rate average = 0.047287
	minimum = 0.036943 (at node 2)
	maximum = 0.279843 (at node 44)
Injected flit rate average = 0.0709305
	minimum = 0.0531055 (at node 30)
	maximum = 0.290926 (at node 44)
Accepted flit rate average= 0.0709305
	minimum = 0.0443316 (at node 2)
	maximum = 0.548603 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.461 (12 samples)
	minimum = 6 (12 samples)
	maximum = 296.167 (12 samples)
Network latency average = 21.1486 (12 samples)
	minimum = 6 (12 samples)
	maximum = 233.5 (12 samples)
Flit latency average = 22.839 (12 samples)
	minimum = 6 (12 samples)
	maximum = 232.833 (12 samples)
Fragmentation average = 0.00701008 (12 samples)
	minimum = 0 (12 samples)
	maximum = 72.5833 (12 samples)
Injected packet rate average = 0.0392747 (12 samples)
	minimum = 0.0288231 (12 samples)
	maximum = 0.111296 (12 samples)
Accepted packet rate average = 0.0392747 (12 samples)
	minimum = 0.0288231 (12 samples)
	maximum = 0.111296 (12 samples)
Injected flit rate average = 0.0613857 (12 samples)
	minimum = 0.038131 (12 samples)
	maximum = 0.148351 (12 samples)
Accepted flit rate average = 0.0613857 (12 samples)
	minimum = 0.0460737 (12 samples)
	maximum = 0.208461 (12 samples)
Injected packet size average = 1.56298 (12 samples)
Accepted packet size average = 1.56298 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 35 sec (935 sec)
gpgpu_simulation_rate = 17541 (inst/sec)
gpgpu_simulation_rate = 3347 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 89115
gpu_sim_insn = 4962251
gpu_ipc =      55.6837
gpu_tot_sim_cycle = 3446584
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.1986
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 748322
gpu_stall_icnt2sh    = 2371033
partiton_reqs_in_parallel = 1420147
partiton_reqs_in_parallel_total    = 2786569
partiton_level_parallism =      15.9361
partiton_level_parallism_total  =       1.2205
partiton_reqs_in_parallel_util = 1420147
partiton_reqs_in_parallel_util_total    = 2786569
gpu_sim_cycle_parition_util = 88603
gpu_tot_sim_cycle_parition_util    = 135926
partiton_level_parallism_util =      16.0282
partiton_level_parallism_util_total  =      18.7357
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     556.9915 GB/Sec
L2_BW_total  =      26.4837 GB/Sec
gpu_total_sim_rate=11510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0065
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 965885
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1187, 950, 1326, 1263, 1060, 1064, 1253, 1205, 1520, 1354, 1127, 1230, 1115, 1352, 989, 1271, 1129, 1066, 1243, 1142, 960, 860, 1291, 1077, 930, 1021, 911, 1205, 1001, 1141, 913, 1124, 1017, 1015, 1214, 897, 882, 1127, 1140, 1326, 1027, 840, 1122, 789, 855, 889, 731, 1122, 1107, 1601, 972, 1194, 1105, 1234, 878, 1024, 1105, 1089, 1069, 1383, 1208, 1464, 1182, 1268, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3170402
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3143577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21939
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4073842	W0_Idle:724901	W0_Scoreboard:3702819	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 568 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 3445553 
mrq_lat_table:15050 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	716927 	225200 	4548 	4134 	1081 	654 	1321 	4852 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	103480 	31004 	364372 	208448 	97610 	129174 	11596 	3336 	2311 	764 	628 	1368 	4805 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	129020 	180736 	349067 	26398 	440 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	271146 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	258 	73 	74 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.390244  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.723404  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.428571  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.725490  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.979167  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.471698  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22141/7933 = 2.791000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      20602     21790     20199     19552     25657     24190     33141     32741     32173     33344     33545     34180     20062     19744     18895     19770
dram[1]:      19645     20925     19725     19456     24080     26477     31108     33550     29217     30665     32352     32034     19913     20136     19751     19049
dram[2]:      20848     20255     20314     20923     25195     26885     30884     30898     33368     32009     31859     32992     20844     19657     20119     19798
dram[3]:      20762     20117     19541     20665     25110     24073     31743     32324     30907     29512     33979     32852     19998     19841     18427     18529
dram[4]:      21818     21398     21315     20052     24762     23508     33817     33598     30834     31801     32645     32751     18757     19480     17869     18545
dram[5]:      20703     21691     20867     21069     23652     21627     30347     32138     31436     33189     30371     32358     20122     19844     18093     19221
dram[6]:      21546     20502     20156     20608     24031     24194     32931     32831     30389     32928     31232     32732     20217     20696     19531     19750
dram[7]:      20895     20366     19666     20022     24591     24008     32145     33322     33969     31669     31097     32574     20357     20924     20028     20928
dram[8]:      21633     20993     18968     20476     23606     25586     33910     31998     30912     31207     31476     31757     28155     18992     18232     19652
dram[9]:      20640     20711     20779     20741     24558     22183     34785     32596     32422     32352     32394     33371     19850     19614     19347     19402
dram[10]:      20081     19449     19652     20594     25670     26800     33007     33817     31701     31698     32339     32726     19402     19419     19240     18906
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409354 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03564
n_activity=35422 dram_eff=0.4208
bk0: 500a 412932i bk1: 496a 412673i bk2: 448a 413454i bk3: 448a 413014i bk4: 396a 414392i bk5: 396a 413997i bk6: 384a 413900i bk7: 384a 413783i bk8: 424a 413631i bk9: 424a 413285i bk10: 456a 413427i bk11: 456a 413279i bk12: 512a 413054i bk13: 512a 412896i bk14: 512a 412961i bk15: 512a 412539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303498
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409375 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.03571
n_activity=35774 dram_eff=0.4175
bk0: 496a 412963i bk1: 496a 412630i bk2: 448a 413529i bk3: 448a 413168i bk4: 396a 413995i bk5: 396a 413938i bk6: 384a 413922i bk7: 384a 413454i bk8: 424a 413980i bk9: 424a 412923i bk10: 460a 413084i bk11: 460a 413179i bk12: 512a 413867i bk13: 512a 413052i bk14: 512a 412780i bk15: 512a 413104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409320 n_act=722 n_pre=706 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03564
n_activity=35939 dram_eff=0.4148
bk0: 496a 413572i bk1: 492a 413539i bk2: 448a 413208i bk3: 448a 413590i bk4: 396a 413977i bk5: 396a 413573i bk6: 384a 413591i bk7: 384a 413520i bk8: 424a 412721i bk9: 424a 412872i bk10: 460a 412868i bk11: 460a 412793i bk12: 512a 412879i bk13: 512a 412666i bk14: 512a 412918i bk15: 512a 412941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409310 n_act=724 n_pre=708 n_req=2014 n_rd=7260 n_write=199 bw_util=0.03567
n_activity=36119 dram_eff=0.413
bk0: 496a 412977i bk1: 496a 413111i bk2: 448a 413502i bk3: 444a 413058i bk4: 396a 413558i bk5: 396a 413468i bk6: 384a 414073i bk7: 384a 413997i bk8: 424a 413525i bk9: 424a 413587i bk10: 460a 413514i bk11: 460a 413274i bk12: 512a 413188i bk13: 512a 413224i bk14: 512a 412914i bk15: 512a 412907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303914
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409328 n_act=712 n_pre=696 n_req=2014 n_rd=7268 n_write=197 bw_util=0.0357
n_activity=36232 dram_eff=0.4121
bk0: 496a 413577i bk1: 496a 413096i bk2: 448a 413641i bk3: 448a 413375i bk4: 392a 413360i bk5: 396a 413820i bk6: 384a 414127i bk7: 384a 413603i bk8: 424a 413923i bk9: 424a 413219i bk10: 460a 413434i bk11: 460a 413255i bk12: 512a 412927i bk13: 512a 412914i bk14: 516a 412471i bk15: 516a 412250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315578
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409304 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.03572
n_activity=35273 dram_eff=0.4235
bk0: 496a 412802i bk1: 496a 413099i bk2: 448a 413398i bk3: 448a 413370i bk4: 396a 413314i bk5: 396a 413006i bk6: 384a 413474i bk7: 384a 413339i bk8: 424a 412912i bk9: 424a 412671i bk10: 460a 412642i bk11: 460a 412939i bk12: 512a 413291i bk13: 512a 413668i bk14: 516a 413192i bk15: 516a 412704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.348816
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409237 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.03573
n_activity=37046 dram_eff=0.4034
bk0: 496a 413586i bk1: 496a 413578i bk2: 448a 413650i bk3: 448a 413661i bk4: 396a 414207i bk5: 396a 413826i bk6: 384a 413952i bk7: 384a 413922i bk8: 424a 414028i bk9: 424a 413791i bk10: 460a 413710i bk11: 460a 414106i bk12: 512a 413573i bk13: 512a 413281i bk14: 516a 413016i bk15: 516a 412931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253223
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409327 n_act=721 n_pre=705 n_req=2009 n_rd=7252 n_write=196 bw_util=0.03562
n_activity=36260 dram_eff=0.4108
bk0: 492a 413583i bk1: 488a 413442i bk2: 448a 413673i bk3: 448a 413541i bk4: 396a 413745i bk5: 396a 413793i bk6: 384a 413831i bk7: 384a 413438i bk8: 424a 413438i bk9: 424a 413519i bk10: 460a 413127i bk11: 460a 413506i bk12: 512a 413407i bk13: 512a 413291i bk14: 512a 413626i bk15: 512a 413056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329004
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409260 n_act=751 n_pre=735 n_req=2013 n_rd=7256 n_write=199 bw_util=0.03565
n_activity=36831 dram_eff=0.4048
bk0: 492a 413096i bk1: 492a 413144i bk2: 448a 413795i bk3: 448a 414053i bk4: 396a 413708i bk5: 396a 413568i bk6: 384a 414667i bk7: 384a 413924i bk8: 424a 414376i bk9: 424a 414089i bk10: 460a 413579i bk11: 460a 413947i bk12: 516a 413370i bk13: 508a 413693i bk14: 512a 413212i bk15: 512a 413314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260174
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409294 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03569
n_activity=35055 dram_eff=0.4258
bk0: 492a 413141i bk1: 492a 412926i bk2: 448a 413988i bk3: 448a 413733i bk4: 396a 413764i bk5: 396a 413531i bk6: 384a 414022i bk7: 384a 414062i bk8: 428a 413360i bk9: 428a 413240i bk10: 460a 413071i bk11: 460a 413425i bk12: 512a 413623i bk13: 512a 413301i bk14: 512a 413088i bk15: 512a 413117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306862
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=418201 n_nop=409359 n_act=706 n_pre=690 n_req=2007 n_rd=7252 n_write=194 bw_util=0.03561
n_activity=35418 dram_eff=0.4205
bk0: 492a 413049i bk1: 492a 412687i bk2: 448a 413453i bk3: 448a 413296i bk4: 392a 413621i bk5: 392a 412977i bk6: 384a 413750i bk7: 384a 413741i bk8: 428a 413755i bk9: 428a 414069i bk10: 456a 413635i bk11: 460a 413818i bk12: 512a 413244i bk13: 512a 412829i bk14: 512a 412794i bk15: 512a 412603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.343952

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.3511
	minimum = 6
	maximum = 746
Network latency average = 39.9723
	minimum = 6
	maximum = 702
Slowest packet = 887467
Flit latency average = 31.7015
	minimum = 6
	maximum = 702
Slowest flit = 1473268
Fragmentation average = 0.0695093
	minimum = 0
	maximum = 473
Injected packet rate average = 0.117529
	minimum = 0.0874661 (at node 11)
	maximum = 0.137127 (at node 46)
Accepted packet rate average = 0.117529
	minimum = 0.0874661 (at node 11)
	maximum = 0.137127 (at node 46)
Injected flit rate average = 0.209241
	minimum = 0.108882 (at node 11)
	maximum = 0.316245 (at node 46)
Accepted flit rate average= 0.209241
	minimum = 0.162151 (at node 30)
	maximum = 0.277895 (at node 25)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.4525 (13 samples)
	minimum = 6 (13 samples)
	maximum = 330.769 (13 samples)
Network latency average = 22.5966 (13 samples)
	minimum = 6 (13 samples)
	maximum = 269.538 (13 samples)
Flit latency average = 23.5208 (13 samples)
	minimum = 6 (13 samples)
	maximum = 268.923 (13 samples)
Fragmentation average = 0.0118177 (13 samples)
	minimum = 0 (13 samples)
	maximum = 103.385 (13 samples)
Injected packet rate average = 0.0452943 (13 samples)
	minimum = 0.0333341 (13 samples)
	maximum = 0.113283 (13 samples)
Accepted packet rate average = 0.0452943 (13 samples)
	minimum = 0.0333341 (13 samples)
	maximum = 0.113283 (13 samples)
Injected flit rate average = 0.0727592 (13 samples)
	minimum = 0.0435734 (13 samples)
	maximum = 0.161266 (13 samples)
Accepted flit rate average = 0.0727592 (13 samples)
	minimum = 0.0550027 (13 samples)
	maximum = 0.213802 (13 samples)
Injected packet size average = 1.60637 (13 samples)
Accepted packet size average = 1.60637 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 56 sec (1856 sec)
gpgpu_simulation_rate = 11510 (inst/sec)
gpgpu_simulation_rate = 1856 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4341
gpu_sim_insn = 1323702
gpu_ipc =     304.9302
gpu_tot_sim_cycle = 3673075
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.1767
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 748322
gpu_stall_icnt2sh    = 2371045
partiton_reqs_in_parallel = 95502
partiton_reqs_in_parallel_total    = 4206716
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1713
partiton_reqs_in_parallel_util = 95502
partiton_reqs_in_parallel_util_total    = 4206716
gpu_sim_cycle_parition_util = 4341
gpu_tot_sim_cycle_parition_util    = 224529
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.7976
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     223.5863 GB/Sec
L2_BW_total  =      25.1149 GB/Sec
gpu_total_sim_rate=11959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 996605
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1223, 986, 1362, 1299, 1096, 1100, 1289, 1241, 1556, 1390, 1163, 1266, 1151, 1388, 1025, 1307, 1165, 1102, 1279, 1178, 996, 896, 1327, 1113, 966, 1057, 947, 1241, 1037, 1177, 949, 1160, 1053, 1051, 1250, 933, 918, 1163, 1176, 1362, 1063, 876, 1158, 825, 891, 925, 767, 1158, 1143, 1637, 1008, 1230, 1141, 1270, 914, 1060, 1141, 1125, 1105, 1419, 1244, 1500, 1218, 1304, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3248622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3221797
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21939
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4192570	W0_Idle:775434	W0_Scoreboard:3714882	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 564 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 3673074 
mrq_lat_table:15050 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	726132 	226235 	4548 	4134 	1081 	654 	1321 	4852 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	105049 	31612 	364725 	210209 	102297 	130433 	11599 	3336 	2311 	764 	628 	1368 	4805 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130658 	181134 	349079 	26398 	440 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	279338 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	73 	74 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.390244  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.723404  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.428571  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.725490  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.979167  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.471698  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22141/7933 = 2.791000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      20602     21790     20242     19598     25786     24319     33386     32982     32326     33502     33633     34274     20062     19744     18895     19770
dram[1]:      19645     20925     19770     19500     24204     26602     31347     33783     29368     30816     32431     32113     19913     20136     19751     19049
dram[2]:      20848     20255     20363     20974     25321     27019     31119     31129     33520     32158     31932     33071     20844     19657     20119     19798
dram[3]:      20762     20117     19591     20716     25241     24202     31974     32550     31066     29667     34067     32932     19998     19841     18427     18529
dram[4]:      21818     21398     21364     20104     24882     23633     34059     33843     30979     31945     32721     32829     18757     19480     17869     18545
dram[5]:      20703     21691     20920     21127     23794     21767     30611     32380     31599     33344     30446     32433     20122     19844     18093     19221
dram[6]:      21546     20502     20208     20659     24173     24330     33172     33072     30534     33073     31305     32807     20217     20696     19531     19750
dram[7]:      20895     20366     19714     20070     24720     24134     32379     33555     34122     31822     31172     32651     20357     20924     20028     20928
dram[8]:      21633     20993     19025     20533     23764     25733     34191     32265     31096     31369     31568     31839     31291     18992     18232     19652
dram[9]:      20640     20711     20830     20793     24694     22319     35031     32842     32565     32493     32473     33447     19850     19614     19347     19402
dram[10]:      20081     19449     19700     20644     25805     26931     33244     34063     31843     31839     32415     32799     19402     19419     19240     18906
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417413 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03497
n_activity=35422 dram_eff=0.4208
bk0: 500a 420991i bk1: 496a 420732i bk2: 448a 421513i bk3: 448a 421073i bk4: 396a 422451i bk5: 396a 422056i bk6: 384a 421959i bk7: 384a 421842i bk8: 424a 421690i bk9: 424a 421344i bk10: 456a 421486i bk11: 456a 421338i bk12: 512a 421113i bk13: 512a 420955i bk14: 512a 421020i bk15: 512a 420598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417434 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.03504
n_activity=35774 dram_eff=0.4175
bk0: 496a 421022i bk1: 496a 420689i bk2: 448a 421588i bk3: 448a 421227i bk4: 396a 422054i bk5: 396a 421997i bk6: 384a 421981i bk7: 384a 421513i bk8: 424a 422039i bk9: 424a 420982i bk10: 460a 421143i bk11: 460a 421238i bk12: 512a 421926i bk13: 512a 421111i bk14: 512a 420839i bk15: 512a 421163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417379 n_act=722 n_pre=706 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03497
n_activity=35939 dram_eff=0.4148
bk0: 496a 421631i bk1: 492a 421598i bk2: 448a 421267i bk3: 448a 421649i bk4: 396a 422036i bk5: 396a 421632i bk6: 384a 421650i bk7: 384a 421579i bk8: 424a 420780i bk9: 424a 420931i bk10: 460a 420927i bk11: 460a 420852i bk12: 512a 420938i bk13: 512a 420725i bk14: 512a 420977i bk15: 512a 421000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.330202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417369 n_act=724 n_pre=708 n_req=2014 n_rd=7260 n_write=199 bw_util=0.035
n_activity=36119 dram_eff=0.413
bk0: 496a 421036i bk1: 496a 421170i bk2: 448a 421561i bk3: 444a 421117i bk4: 396a 421617i bk5: 396a 421527i bk6: 384a 422132i bk7: 384a 422056i bk8: 424a 421584i bk9: 424a 421646i bk10: 460a 421573i bk11: 460a 421333i bk12: 512a 421247i bk13: 512a 421283i bk14: 512a 420973i bk15: 512a 420966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417387 n_act=712 n_pre=696 n_req=2014 n_rd=7268 n_write=197 bw_util=0.03503
n_activity=36232 dram_eff=0.4121
bk0: 496a 421636i bk1: 496a 421155i bk2: 448a 421700i bk3: 448a 421434i bk4: 392a 421419i bk5: 396a 421879i bk6: 384a 422186i bk7: 384a 421662i bk8: 424a 421982i bk9: 424a 421278i bk10: 460a 421493i bk11: 460a 421314i bk12: 512a 420986i bk13: 512a 420973i bk14: 516a 420530i bk15: 516a 420309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417363 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.03504
n_activity=35273 dram_eff=0.4235
bk0: 496a 420861i bk1: 496a 421158i bk2: 448a 421457i bk3: 448a 421429i bk4: 396a 421373i bk5: 396a 421065i bk6: 384a 421533i bk7: 384a 421398i bk8: 424a 420971i bk9: 424a 420730i bk10: 460a 420701i bk11: 460a 420998i bk12: 512a 421350i bk13: 512a 421727i bk14: 516a 421251i bk15: 516a 420763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342221
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417296 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.03506
n_activity=37046 dram_eff=0.4034
bk0: 496a 421645i bk1: 496a 421637i bk2: 448a 421709i bk3: 448a 421720i bk4: 396a 422266i bk5: 396a 421885i bk6: 384a 422011i bk7: 384a 421981i bk8: 424a 422087i bk9: 424a 421850i bk10: 460a 421769i bk11: 460a 422165i bk12: 512a 421632i bk13: 512a 421340i bk14: 516a 421075i bk15: 516a 420990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417386 n_act=721 n_pre=705 n_req=2009 n_rd=7252 n_write=196 bw_util=0.03495
n_activity=36260 dram_eff=0.4108
bk0: 492a 421642i bk1: 488a 421501i bk2: 448a 421732i bk3: 448a 421600i bk4: 396a 421804i bk5: 396a 421852i bk6: 384a 421890i bk7: 384a 421497i bk8: 424a 421497i bk9: 424a 421578i bk10: 460a 421186i bk11: 460a 421565i bk12: 512a 421466i bk13: 512a 421350i bk14: 512a 421685i bk15: 512a 421115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417319 n_act=751 n_pre=735 n_req=2013 n_rd=7256 n_write=199 bw_util=0.03498
n_activity=36831 dram_eff=0.4048
bk0: 492a 421155i bk1: 492a 421203i bk2: 448a 421854i bk3: 448a 422112i bk4: 396a 421767i bk5: 396a 421627i bk6: 384a 422726i bk7: 384a 421983i bk8: 424a 422435i bk9: 424a 422148i bk10: 460a 421638i bk11: 460a 422006i bk12: 516a 421429i bk13: 508a 421752i bk14: 512a 421271i bk15: 512a 421373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255255
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417353 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03502
n_activity=35055 dram_eff=0.4258
bk0: 492a 421200i bk1: 492a 420985i bk2: 448a 422047i bk3: 448a 421792i bk4: 396a 421823i bk5: 396a 421590i bk6: 384a 422081i bk7: 384a 422121i bk8: 428a 421419i bk9: 428a 421299i bk10: 460a 421130i bk11: 460a 421484i bk12: 512a 421682i bk13: 512a 421360i bk14: 512a 421147i bk15: 512a 421176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30106
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=426260 n_nop=417418 n_act=706 n_pre=690 n_req=2007 n_rd=7252 n_write=194 bw_util=0.03494
n_activity=35418 dram_eff=0.4205
bk0: 492a 421108i bk1: 492a 420746i bk2: 448a 421512i bk3: 448a 421355i bk4: 392a 421680i bk5: 392a 421036i bk6: 384a 421809i bk7: 384a 421800i bk8: 428a 421814i bk9: 428a 422128i bk10: 456a 421694i bk11: 460a 421877i bk12: 512a 421303i bk13: 512a 420888i bk14: 512a 420853i bk15: 512a 420662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.4142
	minimum = 6
	maximum = 589
Network latency average = 41.3418
	minimum = 6
	maximum = 411
Slowest packet = 1928859
Flit latency average = 51.2834
	minimum = 6
	maximum = 410
Slowest flit = 3328842
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471889
	minimum = 0.0368664 (at node 0)
	maximum = 0.279263 (at node 44)
Accepted packet rate average = 0.0471889
	minimum = 0.0368664 (at node 0)
	maximum = 0.279263 (at node 44)
Injected flit rate average = 0.0707834
	minimum = 0.0529954 (at node 30)
	maximum = 0.290323 (at node 44)
Accepted flit rate average= 0.0707834
	minimum = 0.0442396 (at node 0)
	maximum = 0.547465 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.2355 (14 samples)
	minimum = 6 (14 samples)
	maximum = 349.214 (14 samples)
Network latency average = 23.9356 (14 samples)
	minimum = 6 (14 samples)
	maximum = 279.643 (14 samples)
Flit latency average = 25.5038 (14 samples)
	minimum = 6 (14 samples)
	maximum = 279 (14 samples)
Fragmentation average = 0.0109736 (14 samples)
	minimum = 0 (14 samples)
	maximum = 96 (14 samples)
Injected packet rate average = 0.0454296 (14 samples)
	minimum = 0.0335864 (14 samples)
	maximum = 0.125139 (14 samples)
Accepted packet rate average = 0.0454296 (14 samples)
	minimum = 0.0335864 (14 samples)
	maximum = 0.125139 (14 samples)
Injected flit rate average = 0.0726181 (14 samples)
	minimum = 0.0442464 (14 samples)
	maximum = 0.170485 (14 samples)
Accepted flit rate average = 0.0726181 (14 samples)
	minimum = 0.0542339 (14 samples)
	maximum = 0.237635 (14 samples)
Injected packet size average = 1.59847 (14 samples)
Accepted packet size average = 1.59847 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 37 sec (1897 sec)
gpgpu_simulation_rate = 11959 (inst/sec)
gpgpu_simulation_rate = 1936 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33790
gpu_sim_insn = 2978170
gpu_ipc =      88.1376
gpu_tot_sim_cycle = 3934087
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.5239
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 992096
gpu_stall_icnt2sh    = 3013060
partiton_reqs_in_parallel = 499606
partiton_reqs_in_parallel_total    = 4302218
partiton_level_parallism =      14.7856
partiton_level_parallism_total  =       1.2206
partiton_reqs_in_parallel_util = 499606
partiton_reqs_in_parallel_util_total    = 4302218
gpu_sim_cycle_parition_util = 32783
gpu_tot_sim_cycle_parition_util    = 228870
partiton_level_parallism_util =      15.2398
partiton_level_parallism_util_total  =      18.3519
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     544.6644 GB/Sec
L2_BW_total  =      28.1268 GB/Sec
gpu_total_sim_rate=11351

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1183345
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1376, 1168, 1555, 1517, 1259, 1282, 1491, 1438, 1769, 1542, 1360, 1500, 1324, 1585, 1208, 1569, 1318, 1269, 1446, 1340, 1133, 1113, 1509, 1294, 1148, 1208, 1114, 1377, 1214, 1380, 1122, 1307, 1220, 1227, 1417, 1144, 1126, 1384, 1358, 1535, 1210, 1012, 1340, 1038, 1013, 1136, 919, 1320, 1327, 1833, 1196, 1442, 1368, 1421, 1132, 1285, 1334, 1364, 1307, 1597, 1425, 1668, 1409, 1483, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3935136
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3897199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33051
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4764473	W0_Idle:815819	W0_Scoreboard:4581678	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 582 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 3932724 
mrq_lat_table:15056 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	829893 	306200 	5642 	5955 	2192 	2070 	5419 	5756 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	116469 	33534 	421465 	263366 	123588 	162610 	19189 	4296 	3820 	1849 	2070 	5426 	5624 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148281 	234201 	458573 	33805 	660 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	285696 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	281 	95 	96 	56 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.333333  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.687500  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.395349  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.692308  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.938776  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.444444  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22147/7939 = 2.789646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      25644     26562     24669     23952     31490     30804     39242     38981     41483     42444     43838     44274     24525     23235     23360     24017
dram[1]:      24384     25689     24014     23762     30356     32970     37268     39733     38520     39649     42283     41580     24031     23816     24249     22978
dram[2]:      25191     25238     25011     25448     31757     32411     36286     37291     42385     42366     41127     42867     24854     23442     24408     24490
dram[3]:      25286     24560     24405     25140     31510     30526     37825     38256     39698     37605     43754     41989     24438     23648     22593     22696
dram[4]:      26529     26399     25364     24657     31353     29759     40068     39524     38987     41283     41624     42470     22501     23566     22263     22665
dram[5]:      25217     26271     25551     25989     30581     28236     35773     38215     39987     42481     39712     41865     24089     23759     22116     23203
dram[6]:      25668     24926     25124     25154     30214     30593     39249     38562     39334     41889     40342     40770     24292     24504     23527     23846
dram[7]:      26084     25271     24784     24968     30586     30413     37954     38959     42767     40979     40407     42298     24562     25141     24454     25425
dram[8]:      26339     25287     23753     25458     29520     31581     40570     39214     39896     39915     41260     40966     34698     22832     22820     24015
dram[9]:      25249     25327     25876     25408     30529     28495     41085     38545     41096     41139     42185     42558     23585     23440     23906     23286
dram[10]:      24753     23926     24631     24874     31675     32663     39198     39836     40948     40371     42150     41623     23563     23338     23678     23141
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480155 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03048
n_activity=35422 dram_eff=0.4208
bk0: 500a 483733i bk1: 496a 483474i bk2: 448a 484255i bk3: 448a 483815i bk4: 396a 485193i bk5: 396a 484798i bk6: 384a 484701i bk7: 384a 484584i bk8: 424a 484432i bk9: 424a 484086i bk10: 456a 484228i bk11: 456a 484080i bk12: 512a 483855i bk13: 512a 483697i bk14: 512a 483762i bk15: 512a 483340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480176 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.03054
n_activity=35774 dram_eff=0.4175
bk0: 496a 483764i bk1: 496a 483431i bk2: 448a 484330i bk3: 448a 483969i bk4: 396a 484796i bk5: 396a 484739i bk6: 384a 484723i bk7: 384a 484255i bk8: 424a 484781i bk9: 424a 483724i bk10: 460a 483885i bk11: 460a 483980i bk12: 512a 484668i bk13: 512a 483853i bk14: 512a 483581i bk15: 512a 483905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480115 n_act=723 n_pre=707 n_req=2009 n_rd=7264 n_write=193 bw_util=0.0305
n_activity=35991 dram_eff=0.4144
bk0: 496a 484374i bk1: 496a 484309i bk2: 448a 484008i bk3: 448a 484390i bk4: 396a 484777i bk5: 396a 484373i bk6: 384a 484391i bk7: 384a 484321i bk8: 424a 483522i bk9: 424a 483673i bk10: 460a 483669i bk11: 460a 483594i bk12: 512a 483680i bk13: 512a 483468i bk14: 512a 483720i bk15: 512a 483743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287835
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480105 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03052
n_activity=36171 dram_eff=0.4127
bk0: 496a 483779i bk1: 496a 483913i bk2: 448a 484304i bk3: 448a 483828i bk4: 396a 484358i bk5: 396a 484268i bk6: 384a 484873i bk7: 384a 484797i bk8: 424a 484326i bk9: 424a 484388i bk10: 460a 484315i bk11: 460a 484075i bk12: 512a 483989i bk13: 512a 484025i bk14: 512a 483715i bk15: 512a 483708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259911
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480123 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.03055
n_activity=36284 dram_eff=0.4117
bk0: 496a 484379i bk1: 496a 483898i bk2: 448a 484443i bk3: 448a 484177i bk4: 396a 484130i bk5: 396a 484620i bk6: 384a 484927i bk7: 384a 484403i bk8: 424a 484723i bk9: 424a 484019i bk10: 460a 484234i bk11: 460a 484056i bk12: 512a 483728i bk13: 512a 483715i bk14: 516a 483272i bk15: 516a 483052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269886
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480105 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.03055
n_activity=35273 dram_eff=0.4235
bk0: 496a 483603i bk1: 496a 483900i bk2: 448a 484199i bk3: 448a 484171i bk4: 396a 484115i bk5: 396a 483807i bk6: 384a 484275i bk7: 384a 484140i bk8: 424a 483713i bk9: 424a 483472i bk10: 460a 483443i bk11: 460a 483740i bk12: 512a 484092i bk13: 512a 484469i bk14: 516a 483993i bk15: 516a 483505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298312
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480038 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.03056
n_activity=37046 dram_eff=0.4034
bk0: 496a 484387i bk1: 496a 484379i bk2: 448a 484451i bk3: 448a 484462i bk4: 396a 485008i bk5: 396a 484627i bk6: 384a 484753i bk7: 384a 484723i bk8: 424a 484829i bk9: 424a 484592i bk10: 460a 484511i bk11: 460a 484907i bk12: 512a 484374i bk13: 512a 484082i bk14: 516a 483817i bk15: 516a 483732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216559
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480122 n_act=722 n_pre=706 n_req=2010 n_rd=7256 n_write=196 bw_util=0.03048
n_activity=36312 dram_eff=0.4104
bk0: 492a 484384i bk1: 492a 484212i bk2: 448a 484473i bk3: 448a 484342i bk4: 396a 484546i bk5: 396a 484594i bk6: 384a 484632i bk7: 384a 484239i bk8: 424a 484239i bk9: 424a 484320i bk10: 460a 483928i bk11: 460a 484307i bk12: 512a 484208i bk13: 512a 484092i bk14: 512a 484427i bk15: 512a 483857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281369
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480055 n_act=752 n_pre=736 n_req=2014 n_rd=7260 n_write=199 bw_util=0.03051
n_activity=36883 dram_eff=0.4045
bk0: 492a 483896i bk1: 492a 483945i bk2: 448a 484596i bk3: 448a 484854i bk4: 396a 484509i bk5: 396a 484369i bk6: 384a 485468i bk7: 384a 484725i bk8: 424a 485177i bk9: 424a 484890i bk10: 460a 484380i bk11: 460a 484749i bk12: 516a 484172i bk13: 512a 484463i bk14: 512a 484012i bk15: 512a 484114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222504
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480095 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03052
n_activity=35055 dram_eff=0.4258
bk0: 492a 483942i bk1: 492a 483727i bk2: 448a 484789i bk3: 448a 484534i bk4: 396a 484565i bk5: 396a 484332i bk6: 384a 484823i bk7: 384a 484863i bk8: 428a 484161i bk9: 428a 484041i bk10: 460a 483872i bk11: 460a 484226i bk12: 512a 484424i bk13: 512a 484102i bk14: 512a 483889i bk15: 512a 483918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262432
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=489002 n_nop=480154 n_act=707 n_pre=691 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03047
n_activity=35470 dram_eff=0.4201
bk0: 492a 483850i bk1: 492a 483488i bk2: 448a 484254i bk3: 448a 484097i bk4: 392a 484422i bk5: 392a 483778i bk6: 384a 484552i bk7: 384a 484543i bk8: 428a 484557i bk9: 428a 484871i bk10: 460a 484405i bk11: 460a 484618i bk12: 512a 484044i bk13: 512a 483629i bk14: 512a 483594i bk15: 512a 483403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.284
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.4522
	minimum = 6
	maximum = 853
Network latency average = 43.9343
	minimum = 6
	maximum = 699
Slowest packet = 1955509
Flit latency average = 32.7684
	minimum = 6
	maximum = 698
Slowest flit = 3368951
Fragmentation average = 0.0180795
	minimum = 0
	maximum = 612
Injected packet rate average = 0.114931
	minimum = 0.0858267 (at node 16)
	maximum = 0.132898 (at node 48)
Accepted packet rate average = 0.114931
	minimum = 0.0858267 (at node 16)
	maximum = 0.132898 (at node 48)
Injected flit rate average = 0.197755
	minimum = 0.0889343 (at node 16)
	maximum = 0.321273 (at node 44)
Accepted flit rate average= 0.197755
	minimum = 0.131256 (at node 41)
	maximum = 0.280594 (at node 27)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.0499 (15 samples)
	minimum = 6 (15 samples)
	maximum = 382.8 (15 samples)
Network latency average = 25.2688 (15 samples)
	minimum = 6 (15 samples)
	maximum = 307.6 (15 samples)
Flit latency average = 25.9881 (15 samples)
	minimum = 6 (15 samples)
	maximum = 306.933 (15 samples)
Fragmentation average = 0.0114473 (15 samples)
	minimum = 0 (15 samples)
	maximum = 130.4 (15 samples)
Injected packet rate average = 0.050063 (15 samples)
	minimum = 0.0370691 (15 samples)
	maximum = 0.125656 (15 samples)
Accepted packet rate average = 0.050063 (15 samples)
	minimum = 0.0370691 (15 samples)
	maximum = 0.125656 (15 samples)
Injected flit rate average = 0.0809606 (15 samples)
	minimum = 0.0472256 (15 samples)
	maximum = 0.180537 (15 samples)
Accepted flit rate average = 0.0809606 (15 samples)
	minimum = 0.0593687 (15 samples)
	maximum = 0.240499 (15 samples)
Injected packet size average = 1.61717 (15 samples)
Accepted packet size average = 1.61717 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 41 sec (2261 sec)
gpgpu_simulation_rate = 11351 (inst/sec)
gpgpu_simulation_rate = 1739 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2037
gpu_sim_insn = 1122762
gpu_ipc =     551.1841
gpu_tot_sim_cycle = 4158274
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.4422
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 992096
gpu_stall_icnt2sh    = 3013074
partiton_reqs_in_parallel = 44814
partiton_reqs_in_parallel_total    = 4801824
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1655
partiton_reqs_in_parallel_util = 44814
partiton_reqs_in_parallel_util_total    = 4801824
gpu_sim_cycle_parition_util = 2037
gpu_tot_sim_cycle_parition_util    = 261653
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.3801
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     227.2583 GB/Sec
L2_BW_total  =      26.7217 GB/Sec
gpu_total_sim_rate=11728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1207370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1418, 1210, 1597, 1559, 1316, 1324, 1563, 1510, 1826, 1584, 1417, 1557, 1381, 1657, 1280, 1626, 1339, 1290, 1467, 1361, 1169, 1134, 1530, 1330, 1184, 1229, 1135, 1398, 1250, 1401, 1143, 1343, 1241, 1248, 1438, 1165, 1162, 1420, 1394, 1571, 1231, 1048, 1361, 1059, 1034, 1157, 940, 1341, 1363, 1869, 1217, 1463, 1389, 1457, 1153, 1306, 1370, 1385, 1328, 1618, 1446, 1704, 1445, 1504, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3955561
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3917622
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33053
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4795124	W0_Idle:837927	W0_Scoreboard:4594850	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 580 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 4158273 
mrq_lat_table:15056 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	834502 	306475 	5642 	5955 	2192 	2070 	5419 	5756 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	118503 	33789 	421691 	264093 	124890 	162945 	19194 	4296 	3820 	1849 	2070 	5426 	5624 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150029 	234498 	458576 	33805 	660 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	286 	95 	96 	56 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.333333  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.687500  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.395349  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.692308  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.938776  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.444444  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22147/7939 = 2.789646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      25644     26562     24680     23973     31523     30847     39392     39111     41550     42515     43866     44306     24525     23235     23360     24017
dram[1]:      24384     25689     24023     23775     30408     33015     37422     39870     38582     39719     42313     41608     24031     23816     24249     22978
dram[2]:      25191     25238     25023     25463     31794     32449     36424     37436     42447     42435     41158     42887     24854     23442     24408     24490
dram[3]:      25286     24560     24418     25153     31559     30562     37961     38407     39768     37661     43784     42002     24438     23648     22593     22696
dram[4]:      26529     26399     25377     24677     31405     29802     40211     39668     39056     41347     41650     42495     22501     23566     22263     22665
dram[5]:      25217     26271     25560     26012     30630     28285     35904     38355     40055     42543     39735     41889     24089     23759     22116     23203
dram[6]:      25668     24926     25141     25176     30273     30643     39398     38701     39399     41959     40361     40792     24292     24504     23527     23846
dram[7]:      26084     25271     24795     24988     30649     30461     38092     39105     42831     41043     40438     42323     24562     25141     24454     25425
dram[8]:      26339     25287     23779     25469     29574     31622     40714     39369     39974     39993     41284     40989     35678     22832     22820     24015
dram[9]:      25249     25327     25895     25420     30581     28547     41237     38691     41162     41206     42214     42569     23585     23440     23906     23286
dram[10]:      24753     23926     24645     24894     31724     32714     39342     39976     41007     40436     42180     41651     23563     23338     23678     23141
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483936 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.03025
n_activity=35422 dram_eff=0.4208
bk0: 500a 487514i bk1: 496a 487255i bk2: 448a 488036i bk3: 448a 487596i bk4: 396a 488974i bk5: 396a 488579i bk6: 384a 488482i bk7: 384a 488365i bk8: 424a 488213i bk9: 424a 487867i bk10: 456a 488009i bk11: 456a 487861i bk12: 512a 487636i bk13: 512a 487478i bk14: 512a 487543i bk15: 512a 487121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483957 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.03031
n_activity=35774 dram_eff=0.4175
bk0: 496a 487545i bk1: 496a 487212i bk2: 448a 488111i bk3: 448a 487750i bk4: 396a 488577i bk5: 396a 488520i bk6: 384a 488504i bk7: 384a 488036i bk8: 424a 488562i bk9: 424a 487505i bk10: 460a 487666i bk11: 460a 487761i bk12: 512a 488449i bk13: 512a 487634i bk14: 512a 487362i bk15: 512a 487686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483896 n_act=723 n_pre=707 n_req=2009 n_rd=7264 n_write=193 bw_util=0.03026
n_activity=35991 dram_eff=0.4144
bk0: 496a 488155i bk1: 496a 488090i bk2: 448a 487789i bk3: 448a 488171i bk4: 396a 488558i bk5: 396a 488154i bk6: 384a 488172i bk7: 384a 488102i bk8: 424a 487303i bk9: 424a 487454i bk10: 460a 487450i bk11: 460a 487375i bk12: 512a 487461i bk13: 512a 487249i bk14: 512a 487501i bk15: 512a 487524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285627
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483886 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03029
n_activity=36171 dram_eff=0.4127
bk0: 496a 487560i bk1: 496a 487694i bk2: 448a 488085i bk3: 448a 487609i bk4: 396a 488139i bk5: 396a 488049i bk6: 384a 488654i bk7: 384a 488578i bk8: 424a 488107i bk9: 424a 488169i bk10: 460a 488096i bk11: 460a 487856i bk12: 512a 487770i bk13: 512a 487806i bk14: 512a 487496i bk15: 512a 487489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483904 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.03031
n_activity=36284 dram_eff=0.4117
bk0: 496a 488160i bk1: 496a 487679i bk2: 448a 488224i bk3: 448a 487958i bk4: 396a 487911i bk5: 396a 488401i bk6: 384a 488708i bk7: 384a 488184i bk8: 424a 488504i bk9: 424a 487800i bk10: 460a 488015i bk11: 460a 487837i bk12: 512a 487509i bk13: 512a 487496i bk14: 516a 487053i bk15: 516a 486833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267816
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483886 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.03031
n_activity=35273 dram_eff=0.4235
bk0: 496a 487384i bk1: 496a 487681i bk2: 448a 487980i bk3: 448a 487952i bk4: 396a 487896i bk5: 396a 487588i bk6: 384a 488056i bk7: 384a 487921i bk8: 424a 487494i bk9: 424a 487253i bk10: 460a 487224i bk11: 460a 487521i bk12: 512a 487873i bk13: 512a 488250i bk14: 516a 487774i bk15: 516a 487286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483819 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.03033
n_activity=37046 dram_eff=0.4034
bk0: 496a 488168i bk1: 496a 488160i bk2: 448a 488232i bk3: 448a 488243i bk4: 396a 488789i bk5: 396a 488408i bk6: 384a 488534i bk7: 384a 488504i bk8: 424a 488610i bk9: 424a 488373i bk10: 460a 488292i bk11: 460a 488688i bk12: 512a 488155i bk13: 512a 487863i bk14: 516a 487598i bk15: 516a 487513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214898
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483903 n_act=722 n_pre=706 n_req=2010 n_rd=7256 n_write=196 bw_util=0.03024
n_activity=36312 dram_eff=0.4104
bk0: 492a 488165i bk1: 492a 487993i bk2: 448a 488254i bk3: 448a 488123i bk4: 396a 488327i bk5: 396a 488375i bk6: 384a 488413i bk7: 384a 488020i bk8: 424a 488020i bk9: 424a 488101i bk10: 460a 487709i bk11: 460a 488088i bk12: 512a 487989i bk13: 512a 487873i bk14: 512a 488208i bk15: 512a 487638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483836 n_act=752 n_pre=736 n_req=2014 n_rd=7260 n_write=199 bw_util=0.03027
n_activity=36883 dram_eff=0.4045
bk0: 492a 487677i bk1: 492a 487726i bk2: 448a 488377i bk3: 448a 488635i bk4: 396a 488290i bk5: 396a 488150i bk6: 384a 489249i bk7: 384a 488506i bk8: 424a 488958i bk9: 424a 488671i bk10: 460a 488161i bk11: 460a 488530i bk12: 516a 487953i bk13: 512a 488244i bk14: 512a 487793i bk15: 512a 487895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483876 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.03029
n_activity=35055 dram_eff=0.4258
bk0: 492a 487723i bk1: 492a 487508i bk2: 448a 488570i bk3: 448a 488315i bk4: 396a 488346i bk5: 396a 488113i bk6: 384a 488604i bk7: 384a 488644i bk8: 428a 487942i bk9: 428a 487822i bk10: 460a 487653i bk11: 460a 488007i bk12: 512a 488205i bk13: 512a 487883i bk14: 512a 487670i bk15: 512a 487699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260419
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492783 n_nop=483935 n_act=707 n_pre=691 n_req=2008 n_rd=7256 n_write=194 bw_util=0.03024
n_activity=35470 dram_eff=0.4201
bk0: 492a 487631i bk1: 492a 487269i bk2: 448a 488035i bk3: 448a 487878i bk4: 392a 488203i bk5: 392a 487559i bk6: 384a 488333i bk7: 384a 488324i bk8: 428a 488338i bk9: 428a 488652i bk10: 460a 488186i bk11: 460a 488399i bk12: 512a 487825i bk13: 512a 487410i bk14: 512a 487375i bk15: 512a 487184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.282
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.6292
	minimum = 6
	maximum = 583
Network latency average = 28.3626
	minimum = 6
	maximum = 417
Slowest packet = 2337721
Flit latency average = 33.1944
	minimum = 6
	maximum = 416
Slowest flit = 4024835
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0479764
	minimum = 0.0324165 (at node 18)
	maximum = 0.221022 (at node 44)
Accepted packet rate average = 0.0479764
	minimum = 0.0324165 (at node 18)
	maximum = 0.221022 (at node 44)
Injected flit rate average = 0.0719646
	minimum = 0.0491159 (at node 18)
	maximum = 0.244597 (at node 44)
Accepted flit rate average= 0.0719646
	minimum = 0.0481336 (at node 18)
	maximum = 0.418468 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.4611 (16 samples)
	minimum = 6 (16 samples)
	maximum = 395.312 (16 samples)
Network latency average = 25.4622 (16 samples)
	minimum = 6 (16 samples)
	maximum = 314.438 (16 samples)
Flit latency average = 26.4385 (16 samples)
	minimum = 6 (16 samples)
	maximum = 313.75 (16 samples)
Fragmentation average = 0.0107319 (16 samples)
	minimum = 0 (16 samples)
	maximum = 122.25 (16 samples)
Injected packet rate average = 0.0499326 (16 samples)
	minimum = 0.0367783 (16 samples)
	maximum = 0.131617 (16 samples)
Accepted packet rate average = 0.0499326 (16 samples)
	minimum = 0.0367783 (16 samples)
	maximum = 0.131617 (16 samples)
Injected flit rate average = 0.0803983 (16 samples)
	minimum = 0.0473438 (16 samples)
	maximum = 0.184541 (16 samples)
Accepted flit rate average = 0.0803983 (16 samples)
	minimum = 0.0586665 (16 samples)
	maximum = 0.251622 (16 samples)
Injected packet size average = 1.61014 (16 samples)
Accepted packet size average = 1.61014 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 4 sec (2284 sec)
gpgpu_simulation_rate = 11728 (inst/sec)
gpgpu_simulation_rate = 1820 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5139
gpu_sim_insn = 1288129
gpu_ipc =     250.6575
gpu_tot_sim_cycle = 4390635
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.3947
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 992096
gpu_stall_icnt2sh    = 3013074
partiton_reqs_in_parallel = 113058
partiton_reqs_in_parallel_total    = 4846638
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.1296
partiton_reqs_in_parallel_util = 113058
partiton_reqs_in_parallel_util_total    = 4846638
gpu_sim_cycle_parition_util = 5139
gpu_tot_sim_cycle_parition_util    = 263690
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.4493
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     161.7728 GB/Sec
L2_BW_total  =      25.4969 GB/Sec
gpu_total_sim_rate=12096

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251086
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1441, 1233, 1660, 1582, 1339, 1400, 1586, 1588, 1849, 1677, 1440, 1635, 1404, 1765, 1303, 1719, 1362, 1313, 1490, 1439, 1192, 1157, 1653, 1353, 1307, 1307, 1158, 1421, 1343, 1424, 1166, 1366, 1264, 1271, 1461, 1243, 1185, 1483, 1472, 1649, 1339, 1071, 1424, 1137, 1057, 1180, 963, 1364, 1471, 1892, 1310, 1486, 1497, 1480, 1176, 1329, 1463, 1408, 1351, 1641, 1469, 1767, 1468, 1567, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3956250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3918311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33053
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4801669	W0_Idle:852199	W0_Scoreboard:4714661	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 577 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 4389784 
mrq_lat_table:15056 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	843273 	306475 	5642 	5955 	2192 	2070 	5419 	5756 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	126000 	33830 	421691 	264093 	126123 	162945 	19194 	4296 	3820 	1849 	2070 	5426 	5624 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	157812 	234762 	458577 	33805 	660 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	723 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	297 	95 	96 	56 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.333333  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.687500  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.395349  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.692308  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.938776  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.444444  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22147/7939 = 2.789646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      25687     26592     24752     24047     31646     30984     39439     39155     41607     42590     43937     44385     24556     23263     23385     24057
dram[1]:      24407     25722     24096     23843     30545     33162     37457     39900     38661     39780     42394     41693     24055     23845     24270     23012
dram[2]:      25218     25274     25101     25534     31926     32574     36455     37452     42516     42511     41249     42968     24876     23464     24436     24519
dram[3]:      25312     24582     24501     25228     31686     30690     37989     38423     39841     37765     43855     42081     24474     23688     22615     22725
dram[4]:      26566     26442     25448     24755     31552     29937     40231     39688     39122     41435     41733     42570     22519     23598     22287     22690
dram[5]:      25237     26295     25630     26089     30764     28424     35924     38388     40136     42617     39809     41957     24121     23791     22136     23234
dram[6]:      25698     24950     25217     25253     30386     30772     39436     38721     39459     42033     40438     40881     24335     24545     23566     23876
dram[7]:      26121     25309     24863     25082     30781     30584     38123     39138     42892     41115     40516     42387     24588     25163     24491     25458
dram[8]:      26382     25339     23865     25560     29701     31744     40782     39388     40066     40069     41362     41066     35709     22851     22852     24055
dram[9]:      25265     25349     25958     25492     30721     28696     41267     38717     41245     41288     42280     42639     23627     23474     23941     23326
dram[10]:      24776     23958     24718     24977     31838     32824     39367     39996     41071     40509     42253     41744     23589     23363     23711     23166
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493477 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.02967
n_activity=35422 dram_eff=0.4208
bk0: 500a 497055i bk1: 496a 496796i bk2: 448a 497577i bk3: 448a 497137i bk4: 396a 498515i bk5: 396a 498120i bk6: 384a 498023i bk7: 384a 497906i bk8: 424a 497754i bk9: 424a 497408i bk10: 456a 497550i bk11: 456a 497402i bk12: 512a 497177i bk13: 512a 497019i bk14: 512a 497084i bk15: 512a 496662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493498 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.02973
n_activity=35774 dram_eff=0.4175
bk0: 496a 497086i bk1: 496a 496753i bk2: 448a 497652i bk3: 448a 497291i bk4: 396a 498118i bk5: 396a 498061i bk6: 384a 498045i bk7: 384a 497577i bk8: 424a 498103i bk9: 424a 497046i bk10: 460a 497207i bk11: 460a 497302i bk12: 512a 497990i bk13: 512a 497175i bk14: 512a 496903i bk15: 512a 497227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27621
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493437 n_act=723 n_pre=707 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02969
n_activity=35991 dram_eff=0.4144
bk0: 496a 497696i bk1: 496a 497631i bk2: 448a 497330i bk3: 448a 497712i bk4: 396a 498099i bk5: 396a 497695i bk6: 384a 497713i bk7: 384a 497643i bk8: 424a 496844i bk9: 424a 496995i bk10: 460a 496991i bk11: 460a 496916i bk12: 512a 497002i bk13: 512a 496790i bk14: 512a 497042i bk15: 512a 497065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.280202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493427 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02971
n_activity=36171 dram_eff=0.4127
bk0: 496a 497101i bk1: 496a 497235i bk2: 448a 497626i bk3: 448a 497150i bk4: 396a 497680i bk5: 396a 497590i bk6: 384a 498195i bk7: 384a 498119i bk8: 424a 497648i bk9: 424a 497710i bk10: 460a 497637i bk11: 460a 497397i bk12: 512a 497311i bk13: 512a 497347i bk14: 512a 497037i bk15: 512a 497030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493445 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02974
n_activity=36284 dram_eff=0.4117
bk0: 496a 497701i bk1: 496a 497220i bk2: 448a 497765i bk3: 448a 497499i bk4: 396a 497452i bk5: 396a 497942i bk6: 384a 498249i bk7: 384a 497725i bk8: 424a 498045i bk9: 424a 497341i bk10: 460a 497556i bk11: 460a 497378i bk12: 512a 497050i bk13: 512a 497037i bk14: 516a 496594i bk15: 516a 496374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493427 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02974
n_activity=35273 dram_eff=0.4235
bk0: 496a 496925i bk1: 496a 497222i bk2: 448a 497521i bk3: 448a 497493i bk4: 396a 497437i bk5: 396a 497129i bk6: 384a 497597i bk7: 384a 497462i bk8: 424a 497035i bk9: 424a 496794i bk10: 460a 496765i bk11: 460a 497062i bk12: 512a 497414i bk13: 512a 497791i bk14: 516a 497315i bk15: 516a 496827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2904
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493360 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02975
n_activity=37046 dram_eff=0.4034
bk0: 496a 497709i bk1: 496a 497701i bk2: 448a 497773i bk3: 448a 497784i bk4: 396a 498330i bk5: 396a 497949i bk6: 384a 498075i bk7: 384a 498045i bk8: 424a 498151i bk9: 424a 497914i bk10: 460a 497833i bk11: 460a 498229i bk12: 512a 497696i bk13: 512a 497404i bk14: 516a 497139i bk15: 516a 497054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.210816
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493444 n_act=722 n_pre=706 n_req=2010 n_rd=7256 n_write=196 bw_util=0.02967
n_activity=36312 dram_eff=0.4104
bk0: 492a 497706i bk1: 492a 497534i bk2: 448a 497795i bk3: 448a 497664i bk4: 396a 497868i bk5: 396a 497916i bk6: 384a 497954i bk7: 384a 497561i bk8: 424a 497561i bk9: 424a 497642i bk10: 460a 497250i bk11: 460a 497629i bk12: 512a 497530i bk13: 512a 497414i bk14: 512a 497749i bk15: 512a 497179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273907
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493377 n_act=752 n_pre=736 n_req=2014 n_rd=7260 n_write=199 bw_util=0.0297
n_activity=36883 dram_eff=0.4045
bk0: 492a 497218i bk1: 492a 497267i bk2: 448a 497918i bk3: 448a 498176i bk4: 396a 497831i bk5: 396a 497691i bk6: 384a 498790i bk7: 384a 498047i bk8: 424a 498499i bk9: 424a 498212i bk10: 460a 497702i bk11: 460a 498071i bk12: 516a 497494i bk13: 512a 497785i bk14: 512a 497334i bk15: 512a 497436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216603
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493417 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02971
n_activity=35055 dram_eff=0.4258
bk0: 492a 497264i bk1: 492a 497049i bk2: 448a 498111i bk3: 448a 497856i bk4: 396a 497887i bk5: 396a 497654i bk6: 384a 498145i bk7: 384a 498185i bk8: 428a 497483i bk9: 428a 497363i bk10: 460a 497194i bk11: 460a 497548i bk12: 512a 497746i bk13: 512a 497424i bk14: 512a 497211i bk15: 512a 497240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255473
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=502324 n_nop=493476 n_act=707 n_pre=691 n_req=2008 n_rd=7256 n_write=194 bw_util=0.02966
n_activity=35470 dram_eff=0.4201
bk0: 492a 497172i bk1: 492a 496810i bk2: 448a 497576i bk3: 448a 497419i bk4: 392a 497744i bk5: 392a 497100i bk6: 384a 497874i bk7: 384a 497865i bk8: 428a 497879i bk9: 428a 498193i bk10: 460a 497727i bk11: 460a 497940i bk12: 512a 497366i bk13: 512a 496951i bk14: 512a 496916i bk15: 512a 496725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286351

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.279
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.33274
	minimum = 6
	maximum = 32
Network latency average = 7.32402
	minimum = 6
	maximum = 29
Slowest packet = 2350362
Flit latency average = 6.90115
	minimum = 6
	maximum = 27
Slowest flit = 4044768
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341417
	minimum = 0.0232581 (at node 6)
	maximum = 0.043986 (at node 44)
Accepted packet rate average = 0.0341417
	minimum = 0.0232581 (at node 6)
	maximum = 0.043986 (at node 44)
Injected flit rate average = 0.0520592
	minimum = 0.025107 (at node 6)
	maximum = 0.0859284 (at node 44)
Accepted flit rate average= 0.0520592
	minimum = 0.0381471 (at node 48)
	maximum = 0.0767808 (at node 24)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.3359 (17 samples)
	minimum = 6 (17 samples)
	maximum = 373.941 (17 samples)
Network latency average = 24.3952 (17 samples)
	minimum = 6 (17 samples)
	maximum = 297.647 (17 samples)
Flit latency average = 25.2892 (17 samples)
	minimum = 6 (17 samples)
	maximum = 296.882 (17 samples)
Fragmentation average = 0.0101006 (17 samples)
	minimum = 0 (17 samples)
	maximum = 115.059 (17 samples)
Injected packet rate average = 0.0490038 (17 samples)
	minimum = 0.035983 (17 samples)
	maximum = 0.126462 (17 samples)
Accepted packet rate average = 0.0490038 (17 samples)
	minimum = 0.035983 (17 samples)
	maximum = 0.126462 (17 samples)
Injected flit rate average = 0.0787313 (17 samples)
	minimum = 0.0460357 (17 samples)
	maximum = 0.17874 (17 samples)
Accepted flit rate average = 0.0787313 (17 samples)
	minimum = 0.0574595 (17 samples)
	maximum = 0.241337 (17 samples)
Injected packet size average = 1.60664 (17 samples)
Accepted packet size average = 1.60664 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 41 sec (2321 sec)
gpgpu_simulation_rate = 12096 (inst/sec)
gpgpu_simulation_rate = 1891 (cycle/sec)
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1092
gpu_sim_insn = 1114172
gpu_ipc =    1020.3040
gpu_tot_sim_cycle = 4613877
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.3267
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 992096
gpu_stall_icnt2sh    = 3013084
partiton_reqs_in_parallel = 24024
partiton_reqs_in_parallel_total    = 4959696
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0802
partiton_reqs_in_parallel_util = 24024
partiton_reqs_in_parallel_util_total    = 4959696
gpu_sim_cycle_parition_util = 1092
gpu_tot_sim_cycle_parition_util    = 268829
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.4636
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.8466 GB/Sec
L2_BW_total  =      24.3058 GB/Sec
gpu_total_sim_rate=12490

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1271596
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1483, 1275, 1702, 1624, 1381, 1442, 1628, 1630, 1891, 1719, 1482, 1677, 1446, 1807, 1345, 1761, 1383, 1334, 1511, 1460, 1213, 1178, 1674, 1374, 1328, 1328, 1179, 1442, 1364, 1445, 1187, 1387, 1285, 1292, 1482, 1264, 1206, 1504, 1493, 1670, 1360, 1092, 1445, 1158, 1078, 1201, 984, 1385, 1492, 1913, 1331, 1507, 1518, 1501, 1197, 1350, 1484, 1429, 1372, 1662, 1490, 1788, 1489, 1588, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3956250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3918311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33053
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4805989	W0_Idle:855903	W0_Scoreboard:4726193	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 576 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 4613876 
mrq_lat_table:15056 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	845345 	306475 	5642 	5955 	2192 	2070 	5419 	5756 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	127989 	33913 	421691 	264093 	126123 	162945 	19194 	4296 	3820 	1849 	2070 	5426 	5624 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159568 	235047 	458584 	33805 	660 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	747 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	300 	95 	96 	56 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.333333  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.687500  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.395349  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.692308  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.938776  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.444444  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22147/7939 = 2.789646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      25687     26592     24752     24047     31652     30989     39527     39244     41634     42618     43937     44385     24556     23263     23385     24057
dram[1]:      24407     25722     24096     23843     30550     33167     37545     39989     38689     39807     42394     41693     24055     23845     24270     23012
dram[2]:      25218     25274     25101     25534     31932     32579     36543     37540     42544     42539     41249     42968     24876     23464     24436     24519
dram[3]:      25312     24582     24502     25229     31692     30695     38078     38511     39868     37793     43855     42081     24474     23688     22615     22725
dram[4]:      26566     26442     25448     24755     31557     29943     40317     39776     39149     41463     41734     42570     22519     23598     22287     22690
dram[5]:      25237     26295     25630     26089     30769     28429     36011     38475     40163     42644     39810     41958     24121     23791     22136     23234
dram[6]:      25698     24950     25217     25253     30396     30782     39525     38810     39486     42060     40438     40881     24335     24545     23566     23876
dram[7]:      26121     25309     24863     25082     30792     30594     38211     39225     42919     41142     40516     42387     24588     25163     24491     25458
dram[8]:      26382     25339     23865     25561     29711     31755     40870     39477     40093     40096     41362     41066     35714     22851     22852     24055
dram[9]:      25265     25349     25958     25492     30732     28706     41355     38806     41268     41311     42280     42639     23627     23474     23941     23326
dram[10]:      24776     23958     24718     24977     31850     32836     39454     40084     41093     40531     42253     41744     23589     23363     23711     23166
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495503 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.02955
n_activity=35422 dram_eff=0.4208
bk0: 500a 499081i bk1: 496a 498822i bk2: 448a 499603i bk3: 448a 499163i bk4: 396a 500541i bk5: 396a 500146i bk6: 384a 500049i bk7: 384a 499932i bk8: 424a 499780i bk9: 424a 499434i bk10: 456a 499576i bk11: 456a 499428i bk12: 512a 499203i bk13: 512a 499045i bk14: 512a 499110i bk15: 512a 498688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495524 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.02961
n_activity=35774 dram_eff=0.4175
bk0: 496a 499112i bk1: 496a 498779i bk2: 448a 499678i bk3: 448a 499317i bk4: 396a 500144i bk5: 396a 500087i bk6: 384a 500071i bk7: 384a 499603i bk8: 424a 500129i bk9: 424a 499072i bk10: 460a 499233i bk11: 460a 499328i bk12: 512a 500016i bk13: 512a 499201i bk14: 512a 498929i bk15: 512a 499253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495463 n_act=723 n_pre=707 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02957
n_activity=35991 dram_eff=0.4144
bk0: 496a 499722i bk1: 496a 499657i bk2: 448a 499356i bk3: 448a 499738i bk4: 396a 500125i bk5: 396a 499721i bk6: 384a 499739i bk7: 384a 499669i bk8: 424a 498870i bk9: 424a 499021i bk10: 460a 499017i bk11: 460a 498942i bk12: 512a 499028i bk13: 512a 498816i bk14: 512a 499068i bk15: 512a 499091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495453 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02959
n_activity=36171 dram_eff=0.4127
bk0: 496a 499127i bk1: 496a 499261i bk2: 448a 499652i bk3: 448a 499176i bk4: 396a 499706i bk5: 396a 499616i bk6: 384a 500221i bk7: 384a 500145i bk8: 424a 499674i bk9: 424a 499736i bk10: 460a 499663i bk11: 460a 499423i bk12: 512a 499337i bk13: 512a 499373i bk14: 512a 499063i bk15: 512a 499056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495471 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02962
n_activity=36284 dram_eff=0.4117
bk0: 496a 499727i bk1: 496a 499246i bk2: 448a 499791i bk3: 448a 499525i bk4: 396a 499478i bk5: 396a 499968i bk6: 384a 500275i bk7: 384a 499751i bk8: 424a 500071i bk9: 424a 499367i bk10: 460a 499582i bk11: 460a 499404i bk12: 512a 499076i bk13: 512a 499063i bk14: 516a 498620i bk15: 516a 498400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261673
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495453 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02962
n_activity=35273 dram_eff=0.4235
bk0: 496a 498951i bk1: 496a 499248i bk2: 448a 499547i bk3: 448a 499519i bk4: 396a 499463i bk5: 396a 499155i bk6: 384a 499623i bk7: 384a 499488i bk8: 424a 499061i bk9: 424a 498820i bk10: 460a 498791i bk11: 460a 499088i bk12: 512a 499440i bk13: 512a 499817i bk14: 516a 499341i bk15: 516a 498853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289234
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495386 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02963
n_activity=37046 dram_eff=0.4034
bk0: 496a 499735i bk1: 496a 499727i bk2: 448a 499799i bk3: 448a 499810i bk4: 396a 500356i bk5: 396a 499975i bk6: 384a 500101i bk7: 384a 500071i bk8: 424a 500177i bk9: 424a 499940i bk10: 460a 499859i bk11: 460a 500255i bk12: 512a 499722i bk13: 512a 499430i bk14: 516a 499165i bk15: 516a 499080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.209969
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495470 n_act=722 n_pre=706 n_req=2010 n_rd=7256 n_write=196 bw_util=0.02955
n_activity=36312 dram_eff=0.4104
bk0: 492a 499732i bk1: 492a 499560i bk2: 448a 499821i bk3: 448a 499690i bk4: 396a 499894i bk5: 396a 499942i bk6: 384a 499980i bk7: 384a 499587i bk8: 424a 499587i bk9: 424a 499668i bk10: 460a 499276i bk11: 460a 499655i bk12: 512a 499556i bk13: 512a 499440i bk14: 512a 499775i bk15: 512a 499205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272807
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495403 n_act=752 n_pre=736 n_req=2014 n_rd=7260 n_write=199 bw_util=0.02958
n_activity=36883 dram_eff=0.4045
bk0: 492a 499244i bk1: 492a 499293i bk2: 448a 499944i bk3: 448a 500202i bk4: 396a 499857i bk5: 396a 499717i bk6: 384a 500816i bk7: 384a 500073i bk8: 424a 500525i bk9: 424a 500238i bk10: 460a 499728i bk11: 460a 500097i bk12: 516a 499520i bk13: 512a 499811i bk14: 512a 499360i bk15: 512a 499462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215733
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495443 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02959
n_activity=35055 dram_eff=0.4258
bk0: 492a 499290i bk1: 492a 499075i bk2: 448a 500137i bk3: 448a 499882i bk4: 396a 499913i bk5: 396a 499680i bk6: 384a 500171i bk7: 384a 500211i bk8: 428a 499509i bk9: 428a 499389i bk10: 460a 499220i bk11: 460a 499574i bk12: 512a 499772i bk13: 512a 499450i bk14: 512a 499237i bk15: 512a 499266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254446
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=504350 n_nop=495502 n_act=707 n_pre=691 n_req=2008 n_rd=7256 n_write=194 bw_util=0.02954
n_activity=35470 dram_eff=0.4201
bk0: 492a 499198i bk1: 492a 498836i bk2: 448a 499602i bk3: 448a 499445i bk4: 392a 499770i bk5: 392a 499126i bk6: 384a 499900i bk7: 384a 499891i bk8: 428a 499905i bk9: 428a 500219i bk10: 460a 499753i bk11: 460a 499966i bk12: 512a 499392i bk13: 512a 498977i bk14: 512a 498942i bk15: 512a 498751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45367
	minimum = 6
	maximum = 34
Network latency average = 8.31226
	minimum = 6
	maximum = 27
Slowest packet = 2364209
Flit latency average = 8.04408
	minimum = 6
	maximum = 26
Slowest flit = 4062881
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0379835
	minimum = 0.0293309 (at node 5)
	maximum = 0.0467461 (at node 44)
Accepted packet rate average = 0.0379835
	minimum = 0.0293309 (at node 5)
	maximum = 0.0467461 (at node 44)
Injected flit rate average = 0.0569753
	minimum = 0.0293309 (at node 5)
	maximum = 0.0907424 (at node 44)
Accepted flit rate average= 0.0569753
	minimum = 0.0421632 (at node 28)
	maximum = 0.0788268 (at node 8)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.5092 (18 samples)
	minimum = 6 (18 samples)
	maximum = 355.056 (18 samples)
Network latency average = 23.5017 (18 samples)
	minimum = 6 (18 samples)
	maximum = 282.611 (18 samples)
Flit latency average = 24.3312 (18 samples)
	minimum = 6 (18 samples)
	maximum = 281.833 (18 samples)
Fragmentation average = 0.00953943 (18 samples)
	minimum = 0 (18 samples)
	maximum = 108.667 (18 samples)
Injected packet rate average = 0.0483915 (18 samples)
	minimum = 0.0356134 (18 samples)
	maximum = 0.122033 (18 samples)
Accepted packet rate average = 0.0483915 (18 samples)
	minimum = 0.0356134 (18 samples)
	maximum = 0.122033 (18 samples)
Injected flit rate average = 0.0775226 (18 samples)
	minimum = 0.0451077 (18 samples)
	maximum = 0.173851 (18 samples)
Accepted flit rate average = 0.0775226 (18 samples)
	minimum = 0.0566097 (18 samples)
	maximum = 0.232309 (18 samples)
Injected packet size average = 1.60199 (18 samples)
Accepted packet size average = 1.60199 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 57 sec (2337 sec)
gpgpu_simulation_rate = 12490 (inst/sec)
gpgpu_simulation_rate = 1974 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017e1 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2217
gpu_sim_insn = 1245371
gpu_ipc =     561.7371
gpu_tot_sim_cycle = 4843316
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.2842
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 992096
gpu_stall_icnt2sh    = 3013084
partiton_reqs_in_parallel = 48774
partiton_reqs_in_parallel_total    = 4983720
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.0391
partiton_reqs_in_parallel_util = 48774
partiton_reqs_in_parallel_util_total    = 4983720
gpu_sim_cycle_parition_util = 2217
gpu_tot_sim_cycle_parition_util    = 269921
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.4924
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.9268 GB/Sec
L2_BW_total  =      23.1951 GB/Sec
gpu_total_sim_rate=12924

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1294228
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1529, 1321, 1748, 1670, 1427, 1488, 1674, 1676, 1937, 1765, 1528, 1723, 1492, 1853, 1391, 1807, 1406, 1357, 1534, 1483, 1236, 1201, 1697, 1397, 1351, 1351, 1202, 1465, 1387, 1468, 1210, 1410, 1308, 1315, 1505, 1287, 1229, 1527, 1516, 1693, 1383, 1115, 1468, 1181, 1101, 1224, 1007, 1408, 1515, 1936, 1354, 1530, 1541, 1524, 1220, 1373, 1507, 1452, 1395, 1685, 1513, 1811, 1512, 1611, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3956250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3918311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33053
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4812034	W0_Idle:863349	W0_Scoreboard:4739971	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 575 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 4842255 
mrq_lat_table:15056 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	847425 	306475 	5642 	5955 	2192 	2070 	5419 	5756 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	130022 	33950 	421691 	264093 	126133 	162945 	19194 	4296 	3820 	1849 	2070 	5426 	5624 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	161572 	235117 	458584 	33805 	660 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	95 	96 	56 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.333333  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.687500  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.395349  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.692308  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.938776  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.444444  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22147/7939 = 2.789646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      25687     26592     24785     24081     31728     31066     39527     39244     41634     42618     43937     44386     24556     23263     23385     24057
dram[1]:      24407     25722     24129     23875     30627     33244     37545     39989     38689     39807     42394     41693     24055     23845     24270     23012
dram[2]:      25218     25276     25134     25568     32009     32656     36543     37540     42544     42539     41249     42968     24876     23464     24436     24522
dram[3]:      25314     24582     24540     25267     31768     30772     38081     38511     39868     37793     43855     42082     24474     23688     22615     22725
dram[4]:      26566     26442     25485     24793     31633     30020     40317     39776     39150     41463     41735     42572     22519     23598     22287     22690
dram[5]:      25237     26295     25669     26126     30846     28506     36011     38475     40163     42644     39810     41958     24121     23791     22136     23234
dram[6]:      25702     24950     25254     25290     30468     30854     39525     38810     39486     42060     40438     40881     24335     24545     23566     23876
dram[7]:      26121     25309     24900     25119     30864     30666     38211     39225     42919     41142     40516     42388     24588     25164     24491     25458
dram[8]:      26382     25339     23903     25599     29783     31826     40870     39477     40093     40096     41362     41066     35714     22851     22852     24057
dram[9]:      25265     25349     25995     25529     30805     28778     41355     38806     41268     41311     42280     42639     23627     23474     23941     23326
dram[10]:      24776     23958     24755     25014     31925     32911     39454     40084     41093     40534     42253     41744     23589     23363     23711     23166
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499618 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.02932
n_activity=35422 dram_eff=0.4208
bk0: 500a 503196i bk1: 496a 502937i bk2: 448a 503718i bk3: 448a 503278i bk4: 396a 504656i bk5: 396a 504261i bk6: 384a 504164i bk7: 384a 504047i bk8: 424a 503895i bk9: 424a 503549i bk10: 456a 503691i bk11: 456a 503543i bk12: 512a 503318i bk13: 512a 503160i bk14: 512a 503225i bk15: 512a 502803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499639 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.02937
n_activity=35774 dram_eff=0.4175
bk0: 496a 503227i bk1: 496a 502894i bk2: 448a 503793i bk3: 448a 503432i bk4: 396a 504259i bk5: 396a 504202i bk6: 384a 504186i bk7: 384a 503718i bk8: 424a 504244i bk9: 424a 503187i bk10: 460a 503348i bk11: 460a 503443i bk12: 512a 504131i bk13: 512a 503316i bk14: 512a 503044i bk15: 512a 503368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272874
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499578 n_act=723 n_pre=707 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02933
n_activity=35991 dram_eff=0.4144
bk0: 496a 503837i bk1: 496a 503772i bk2: 448a 503471i bk3: 448a 503853i bk4: 396a 504240i bk5: 396a 503836i bk6: 384a 503854i bk7: 384a 503784i bk8: 424a 502985i bk9: 424a 503136i bk10: 460a 503132i bk11: 460a 503057i bk12: 512a 503143i bk13: 512a 502931i bk14: 512a 503183i bk15: 512a 503206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276817
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499568 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02936
n_activity=36171 dram_eff=0.4127
bk0: 496a 503242i bk1: 496a 503376i bk2: 448a 503767i bk3: 448a 503291i bk4: 396a 503821i bk5: 396a 503731i bk6: 384a 504336i bk7: 384a 504260i bk8: 424a 503789i bk9: 424a 503851i bk10: 460a 503778i bk11: 460a 503538i bk12: 512a 503452i bk13: 512a 503488i bk14: 512a 503178i bk15: 512a 503171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249962
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499586 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02938
n_activity=36284 dram_eff=0.4117
bk0: 496a 503842i bk1: 496a 503361i bk2: 448a 503906i bk3: 448a 503640i bk4: 396a 503593i bk5: 396a 504083i bk6: 384a 504390i bk7: 384a 503866i bk8: 424a 504186i bk9: 424a 503482i bk10: 460a 503697i bk11: 460a 503519i bk12: 512a 503191i bk13: 512a 503178i bk14: 516a 502735i bk15: 516a 502515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259556
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499568 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02938
n_activity=35273 dram_eff=0.4235
bk0: 496a 503066i bk1: 496a 503363i bk2: 448a 503662i bk3: 448a 503634i bk4: 396a 503578i bk5: 396a 503270i bk6: 384a 503738i bk7: 384a 503603i bk8: 424a 503176i bk9: 424a 502935i bk10: 460a 502906i bk11: 460a 503203i bk12: 512a 503555i bk13: 512a 503932i bk14: 516a 503456i bk15: 516a 502968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.286893
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499501 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02939
n_activity=37046 dram_eff=0.4034
bk0: 496a 503850i bk1: 496a 503842i bk2: 448a 503914i bk3: 448a 503925i bk4: 396a 504471i bk5: 396a 504090i bk6: 384a 504216i bk7: 384a 504186i bk8: 424a 504292i bk9: 424a 504055i bk10: 460a 503974i bk11: 460a 504370i bk12: 512a 503837i bk13: 512a 503545i bk14: 516a 503280i bk15: 516a 503195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499585 n_act=722 n_pre=706 n_req=2010 n_rd=7256 n_write=196 bw_util=0.02931
n_activity=36312 dram_eff=0.4104
bk0: 492a 503847i bk1: 492a 503675i bk2: 448a 503936i bk3: 448a 503805i bk4: 396a 504009i bk5: 396a 504057i bk6: 384a 504095i bk7: 384a 503702i bk8: 424a 503702i bk9: 424a 503783i bk10: 460a 503391i bk11: 460a 503770i bk12: 512a 503671i bk13: 512a 503555i bk14: 512a 503890i bk15: 512a 503320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270599
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499518 n_act=752 n_pre=736 n_req=2014 n_rd=7260 n_write=199 bw_util=0.02934
n_activity=36883 dram_eff=0.4045
bk0: 492a 503359i bk1: 492a 503408i bk2: 448a 504059i bk3: 448a 504317i bk4: 396a 503972i bk5: 396a 503832i bk6: 384a 504931i bk7: 384a 504188i bk8: 424a 504640i bk9: 424a 504353i bk10: 460a 503843i bk11: 460a 504212i bk12: 516a 503635i bk13: 512a 503926i bk14: 512a 503475i bk15: 512a 503577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213987
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499558 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02936
n_activity=35055 dram_eff=0.4258
bk0: 492a 503405i bk1: 492a 503190i bk2: 448a 504252i bk3: 448a 503997i bk4: 396a 504028i bk5: 396a 503795i bk6: 384a 504286i bk7: 384a 504326i bk8: 428a 503624i bk9: 428a 503504i bk10: 460a 503335i bk11: 460a 503689i bk12: 512a 503887i bk13: 512a 503565i bk14: 512a 503352i bk15: 512a 503381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252387
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=508465 n_nop=499617 n_act=707 n_pre=691 n_req=2008 n_rd=7256 n_write=194 bw_util=0.0293
n_activity=35470 dram_eff=0.4201
bk0: 492a 503313i bk1: 492a 502951i bk2: 448a 503717i bk3: 448a 503560i bk4: 392a 503885i bk5: 392a 503241i bk6: 384a 504015i bk7: 384a 504006i bk8: 428a 504020i bk9: 428a 504334i bk10: 460a 503868i bk11: 460a 504081i bk12: 512a 503507i bk13: 512a 503092i bk14: 512a 503057i bk15: 512a 502866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282893

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.276
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.68365
	minimum = 6
	maximum = 22
Network latency average = 7.67115
	minimum = 6
	maximum = 19
Slowest packet = 2367510
Flit latency average = 7.26731
	minimum = 6
	maximum = 18
Slowest flit = 4069792
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0187726
	minimum = 0.0144404 (at node 3)
	maximum = 0.0225632 (at node 34)
Accepted packet rate average = 0.0187726
	minimum = 0.0144404 (at node 3)
	maximum = 0.0225632 (at node 34)
Injected flit rate average = 0.0281588
	minimum = 0.0144404 (at node 3)
	maximum = 0.0449007 (at node 34)
Accepted flit rate average= 0.0281588
	minimum = 0.0207581 (at node 28)
	maximum = 0.0401625 (at node 8)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8341 (19 samples)
	minimum = 6 (19 samples)
	maximum = 337.526 (19 samples)
Network latency average = 22.6685 (19 samples)
	minimum = 6 (19 samples)
	maximum = 268.737 (19 samples)
Flit latency average = 23.4331 (19 samples)
	minimum = 6 (19 samples)
	maximum = 267.947 (19 samples)
Fragmentation average = 0.00903736 (19 samples)
	minimum = 0 (19 samples)
	maximum = 102.947 (19 samples)
Injected packet rate average = 0.0468326 (19 samples)
	minimum = 0.0344991 (19 samples)
	maximum = 0.116798 (19 samples)
Accepted packet rate average = 0.0468326 (19 samples)
	minimum = 0.0344991 (19 samples)
	maximum = 0.116798 (19 samples)
Injected flit rate average = 0.0749245 (19 samples)
	minimum = 0.0434936 (19 samples)
	maximum = 0.167065 (19 samples)
Accepted flit rate average = 0.0749245 (19 samples)
	minimum = 0.0547228 (19 samples)
	maximum = 0.222196 (19 samples)
Injected packet size average = 1.59984 (19 samples)
Accepted packet size average = 1.59984 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 15 sec (2355 sec)
gpgpu_simulation_rate = 12924 (inst/sec)
gpgpu_simulation_rate = 2056 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401911 (mode=performance simulation) on stream 7
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 7, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 970
gpu_sim_insn = 1114112
gpu_ipc =    1148.5691
gpu_tot_sim_cycle = 5066436
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.2273
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 992096
gpu_stall_icnt2sh    = 3013090
partiton_reqs_in_parallel = 21340
partiton_reqs_in_parallel_total    = 5032494
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       0.9975
partiton_reqs_in_parallel_util = 21340
partiton_reqs_in_parallel_util_total    = 5032494
gpu_sim_cycle_parition_util = 970
gpu_tot_sim_cycle_parition_util    = 272138
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      18.5049
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.1213 GB/Sec
L2_BW_total  =      22.2119 GB/Sec
gpu_total_sim_rate=13312

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 6337
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19200
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1314708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19200
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1571, 1363, 1790, 1712, 1469, 1530, 1716, 1718, 1979, 1807, 1570, 1765, 1534, 1895, 1433, 1849, 1427, 1378, 1555, 1504, 1257, 1222, 1718, 1418, 1372, 1372, 1223, 1486, 1408, 1489, 1231, 1431, 1329, 1336, 1526, 1308, 1250, 1548, 1537, 1714, 1404, 1136, 1489, 1202, 1122, 1245, 1028, 1429, 1536, 1957, 1375, 1551, 1562, 1545, 1241, 1394, 1528, 1473, 1416, 1706, 1534, 1832, 1533, 1632, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3956250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3918311
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33053
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4816375	W0_Idle:866489	W0_Scoreboard:4751448	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 876 
maxdqlatency = 0 
maxmflatency = 71040 
averagemflatency = 575 
max_icnt2mem_latency = 70910 
max_icnt2sh_latency = 4842255 
mrq_lat_table:15056 	293 	452 	1208 	846 	1030 	1211 	1124 	748 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	849473 	306475 	5642 	5955 	2192 	2070 	5419 	5756 	4026 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	132009 	34011 	421691 	264093 	126133 	162945 	19194 	4296 	3820 	1849 	2070 	5426 	5624 	4014 	103 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163306 	235423 	458592 	33805 	660 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	153 	5872 	288532 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	307 	95 	96 	56 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        11         9        21         8        10        20        21         9 
dram[1]:        13        12        14        19        16        16        16        16        11        12        12        13        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        10         7        10        15        23        17        14 
dram[3]:        19        20        16        14        16        16        16        18        11        14        12        16        14        14        14        23 
dram[4]:        10        13        20        16        16        16        17        16        12         8        15         9        14        20        12        11 
dram[5]:        16        16        21        16        16        16        17        16        10        12        14        12        16        23        14        16 
dram[6]:        14        20        16        15        16        16        16        16         9        10        13        10        14        16        10        12 
dram[7]:        19        20        14        18        16        16        16        16        12        10        14        11        14        18        15        21 
dram[8]:        16        12        12        12        16        16        16        16        11         9        17         9        14        20        22        18 
dram[9]:        26        15        18        20        16        16        16        16        15        13        14        12        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        10        20        12        30        16        14 
maximum service time to same row:
dram[0]:     23148     32896     12407     21380     19589     16724     16104     16292     25225     25921     30177     18848     17291     17062     18230     23065 
dram[1]:     15216     20111     15435     13425     14271     19058     19844     25654     20533     15692     16043     17794     26284     17912     24804     15869 
dram[2]:     16141     23186     29943     11567     28006     23482     19660     16317     20740     25547     18503     19223     17776     24107     17743     21429 
dram[3]:     15842     17877     15192     32950     27808     20385     17680     28191     29964     27647     13859     13368     15634     16356     21429     17269 
dram[4]:     19084     19075     25076     18680     17184     17248     13375     19834     23959     19442     18547     29009     17112     36263     17233     27908 
dram[5]:     32179     19039     20371     17126     14445     23649     15588     17540     14852     19861     23557     27057     22412     25665     16641     23344 
dram[6]:     22865     14416     15918     17245     17561     19114     19520     11257     16378     19575     15445     18963     26125     20942     14721     14316 
dram[7]:     22893     17355     12861     34787     19672     14254     23061     15150     22267     26913     21819     24401     20548     34964     15222     14943 
dram[8]:     22407     16933     17147     16209     18158     14731     18780     13613     20470     16195     14083     14518     15486     16438     13984     19847 
dram[9]:     26976     21154     15641     12542     13434     14458     20243     15894     16445     17601     19950     21452     26423     19924     20714     18611 
dram[10]:     17130     14370     19051     13601     21648     15585     22395     20032     23797     15788     17892     24990     25642     17079     15496     16326 
average row accesses per activate:
dram[0]:  3.065217  2.592592  3.121951  3.764706  2.318182  2.487805  2.909091  2.232558  2.785714  2.829268  3.119048  2.258621  3.130435  3.536585  3.173913  2.788461 
dram[1]:  2.679245  2.730769  3.047619  3.119048  2.550000  2.914286  2.526316  2.666667  3.105263  2.925000  2.400000  2.750000  3.815789  3.244444  3.452381  3.395349 
dram[2]:  3.043478  3.333333  2.976744  2.471698  3.777778  2.684211  2.852941  3.310345  2.148148  2.697675  2.258621  2.425926  2.666667  2.807692  3.020833  3.000000 
dram[3]:  2.563636  2.800000  3.023256  2.687500  2.833333  2.833333  2.666667  3.062500  2.294118  3.052632  2.911111  2.381818  2.716981  2.607143  3.340909  3.085106 
dram[4]:  2.413793  2.937500  3.121951  3.794118  2.395349  2.550000  3.344828  3.555556  2.878049  2.416667  2.509434  2.471698  3.000000  3.295455  2.703704  2.807692 
dram[5]:  2.857143  2.500000  3.447368  3.368421  2.487805  2.684211  2.852941  3.310345  2.636364  2.697675  2.576923  2.183333  3.106383  2.900000  3.106383  2.589286 
dram[6]:  2.784314  3.086957  2.782609  2.744681  2.833333  2.684211  2.461539  2.461539  2.510638  2.577778  2.509434  2.339286  2.722222  2.754717  2.735849  2.843137 
dram[7]:  3.500000  2.692308  2.866667  3.394737  2.487805  3.090909  2.742857  2.742857  2.853658  2.761905  2.357143  2.673469  2.571429  2.862745  2.685185  2.685185 
dram[8]:  2.527273  2.622642  2.782609  3.368421  2.372093  2.615385  3.096774  2.526316  2.900000  2.720930  2.444444  2.145161  2.696429  2.938776  2.722222  2.823529 
dram[9]:  2.916667  2.153846  2.976744  3.146342  2.512195  2.487805  3.310345  3.310345  2.853658  2.500000  2.381818  2.538461  2.823529  3.041667  2.843137  3.106383 
dram[10]:  2.895833  2.857143  2.804348  2.976744  2.631579  2.083333  2.939394  2.666667  2.902439  2.744186  2.444444  2.714286  3.130435  3.512195  3.152174  3.130435 
average row locality = 22147/7939 = 2.789646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        16        16        16         3         3         0         0        11        10        17        17        16        17        18        17 
dram[1]:        18        18        16        19         3         3         0         0        12        11        17        17        17        18        17        18 
dram[2]:        16        16        16        19         3         3         1         0        10        10        16        16        16        18        17        16 
dram[3]:        17        16        18        17         3         3         0         2        11        10        16        16        16        18        19        17 
dram[4]:        16        17        16        17         4         3         1         0        12        10        18        16        16        17        17        17 
dram[5]:        16        16        19        16         3         3         1         0        10        10        19        16        18        17        17        16 
dram[6]:        18        18        16        17         3         3         0         0        12        10        18        16        19        18        16        16 
dram[7]:        17        17        17        17         3         3         0         0        11        10        17        16        16        18        17        17 
dram[8]:        16        16        16        16         3         3         0         0        10        11        17        18        22        16        19        16 
dram[9]:        17        17        16        17         4         3         0         0        10        13        16        17        16        18        17        18 
dram[10]:        16        17        17        16         2         2         1         0        12        11        17        18        16        16        17        16 
total reads: 2171
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:      25687     26592     24785     24081     31734     31072     39615     39332     41661     42645     43937     44386     24556     23263     23385     24057
dram[1]:      24407     25722     24129     23875     30633     33249     37633     40077     38716     39834     42394     41693     24055     23845     24270     23012
dram[2]:      25218     25276     25134     25568     32014     32661     36630     37629     42572     42567     41249     42968     24876     23464     24436     24522
dram[3]:      25314     24582     24540     25267     31774     30777     38169     38598     39895     37820     43855     42082     24474     23688     22615     22725
dram[4]:      26566     26442     25485     24793     31639     30025     40405     39865     39177     41490     41735     42572     22519     23598     22287     22690
dram[5]:      25237     26295     25669     26126     30851     28512     36098     38563     40191     42671     39810     41958     24121     23791     22136     23234
dram[6]:      25702     24950     25254     25290     30479     30864     39614     38898     39513     42087     40438     40881     24335     24545     23566     23876
dram[7]:      26121     25309     24900     25119     30874     30676     38300     39313     42945     41169     40516     42388     24588     25164     24491     25458
dram[8]:      26382     25339     23903     25599     29793     31837     40958     39565     40121     40123     41362     41066     35714     22851     22852     24057
dram[9]:      25265     25349     25995     25529     30815     28788     41444     38894     41291     41333     42280     42639     23627     23474     23941     23326
dram[10]:      24776     23958     24755     25014     31935     32921     39542     40173     41115     40556     42253     41744     23589     23363     23711     23166
maximum mf latency per bank:
dram[0]:      58506     58342     56504     56497     69446     68829     58380     58952     65303     65376     58101     56726     70835     70943     54656     56713
dram[1]:      54406     54663     56507     56557     69024     69038     59072     60416     58140     63813     57644     57831     71040     70930     58638     58756
dram[2]:      57990     59908     58375     57454     68830     68921     60220     60275     63834     65331     57656     57715     70781     70959     58657     58686
dram[3]:      59864     59982     57456     57508     68941     69027     60242     62484     65469     65490     58520     58501     70808     70621     58667     58685
dram[4]:      59853     59827     57499     57526     68913     68905     62470     62637     65492     65339     58479     58713     70558     70548     59188     59305
dram[5]:      60111     52818     59316     59404     60891     67436     57813     57972     65468     65324     58583     58585     70661     70694     59279     59300
dram[6]:      52838     52859     59352     59432     67826     66707     58098     58075     65314     65324     58454     58567     70558     70657     59214     59239
dram[7]:      56054     56057     59567     59408     66707     66675     57943     58973     65317     65479     58487     58452     70670     70587     59187     58710
dram[8]:      58424     58535     55538     55429     66823     69293     58952     59127     70998     71039     58492     58476     70643     70453     58672     57779
dram[9]:      58776     58892     57064     57892     69417     69463     59008     58972     70897     70938     58199     58204     70442     70594     57787     57838
dram[10]:      58744     58649     57836     56553     69528     69465     59079     58433     70968     65274     58052     58110     70518     70525     58659     56888
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501418 n_act=705 n_pre=689 n_req=2008 n_rd=7260 n_write=193 bw_util=0.02921
n_activity=35422 dram_eff=0.4208
bk0: 500a 504996i bk1: 496a 504737i bk2: 448a 505518i bk3: 448a 505078i bk4: 396a 506456i bk5: 396a 506061i bk6: 384a 505964i bk7: 384a 505847i bk8: 424a 505695i bk9: 424a 505349i bk10: 456a 505491i bk11: 456a 505343i bk12: 512a 505118i bk13: 512a 504960i bk14: 512a 505025i bk15: 512a 504603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248739
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501439 n_act=687 n_pre=671 n_req=2020 n_rd=7264 n_write=204 bw_util=0.02927
n_activity=35774 dram_eff=0.4175
bk0: 496a 505027i bk1: 496a 504694i bk2: 448a 505593i bk3: 448a 505232i bk4: 396a 506059i bk5: 396a 506002i bk6: 384a 505986i bk7: 384a 505518i bk8: 424a 506044i bk9: 424a 504987i bk10: 460a 505148i bk11: 460a 505243i bk12: 512a 505931i bk13: 512a 505116i bk14: 512a 504844i bk15: 512a 505168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501378 n_act=723 n_pre=707 n_req=2009 n_rd=7264 n_write=193 bw_util=0.02923
n_activity=35991 dram_eff=0.4144
bk0: 496a 505637i bk1: 496a 505572i bk2: 448a 505271i bk3: 448a 505653i bk4: 396a 506040i bk5: 396a 505636i bk6: 384a 505654i bk7: 384a 505584i bk8: 424a 504785i bk9: 424a 504936i bk10: 460a 504932i bk11: 460a 504857i bk12: 512a 504943i bk13: 512a 504731i bk14: 512a 504983i bk15: 512a 505006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501368 n_act=725 n_pre=709 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02925
n_activity=36171 dram_eff=0.4127
bk0: 496a 505042i bk1: 496a 505176i bk2: 448a 505567i bk3: 448a 505091i bk4: 396a 505621i bk5: 396a 505531i bk6: 384a 506136i bk7: 384a 506060i bk8: 424a 505589i bk9: 424a 505651i bk10: 460a 505578i bk11: 460a 505338i bk12: 512a 505252i bk13: 512a 505288i bk14: 512a 504978i bk15: 512a 504971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24908
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501386 n_act=713 n_pre=697 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02927
n_activity=36284 dram_eff=0.4117
bk0: 496a 505642i bk1: 496a 505161i bk2: 448a 505706i bk3: 448a 505440i bk4: 396a 505393i bk5: 396a 505883i bk6: 384a 506190i bk7: 384a 505666i bk8: 424a 505986i bk9: 424a 505282i bk10: 460a 505497i bk11: 460a 505319i bk12: 512a 504991i bk13: 512a 504978i bk14: 516a 504535i bk15: 516a 504315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501368 n_act=722 n_pre=706 n_req=2015 n_rd=7272 n_write=197 bw_util=0.02927
n_activity=35273 dram_eff=0.4235
bk0: 496a 504866i bk1: 496a 505163i bk2: 448a 505462i bk3: 448a 505434i bk4: 396a 505378i bk5: 396a 505070i bk6: 384a 505538i bk7: 384a 505403i bk8: 424a 504976i bk9: 424a 504735i bk10: 460a 504706i bk11: 460a 505003i bk12: 512a 505355i bk13: 512a 505732i bk14: 516a 505256i bk15: 516a 504768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285881
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501301 n_act=754 n_pre=738 n_req=2018 n_rd=7272 n_write=200 bw_util=0.02929
n_activity=37046 dram_eff=0.4034
bk0: 496a 505650i bk1: 496a 505642i bk2: 448a 505714i bk3: 448a 505725i bk4: 396a 506271i bk5: 396a 505890i bk6: 384a 506016i bk7: 384a 505986i bk8: 424a 506092i bk9: 424a 505855i bk10: 460a 505774i bk11: 460a 506170i bk12: 512a 505637i bk13: 512a 505345i bk14: 516a 505080i bk15: 516a 504995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207535
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501385 n_act=722 n_pre=706 n_req=2010 n_rd=7256 n_write=196 bw_util=0.02921
n_activity=36312 dram_eff=0.4104
bk0: 492a 505647i bk1: 492a 505475i bk2: 448a 505736i bk3: 448a 505605i bk4: 396a 505809i bk5: 396a 505857i bk6: 384a 505895i bk7: 384a 505502i bk8: 424a 505502i bk9: 424a 505583i bk10: 460a 505191i bk11: 460a 505570i bk12: 512a 505471i bk13: 512a 505355i bk14: 512a 505690i bk15: 512a 505120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269644
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501318 n_act=752 n_pre=736 n_req=2014 n_rd=7260 n_write=199 bw_util=0.02924
n_activity=36883 dram_eff=0.4045
bk0: 492a 505159i bk1: 492a 505208i bk2: 448a 505859i bk3: 448a 506117i bk4: 396a 505772i bk5: 396a 505632i bk6: 384a 506731i bk7: 384a 505988i bk8: 424a 506440i bk9: 424a 506153i bk10: 460a 505643i bk11: 460a 506012i bk12: 516a 505435i bk13: 512a 505726i bk14: 512a 505275i bk15: 512a 505377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.213232
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501358 n_act=730 n_pre=714 n_req=2015 n_rd=7264 n_write=199 bw_util=0.02925
n_activity=35055 dram_eff=0.4258
bk0: 492a 505205i bk1: 492a 504990i bk2: 448a 506052i bk3: 448a 505797i bk4: 396a 505828i bk5: 396a 505595i bk6: 384a 506086i bk7: 384a 506126i bk8: 428a 505424i bk9: 428a 505304i bk10: 460a 505135i bk11: 460a 505489i bk12: 512a 505687i bk13: 512a 505365i bk14: 512a 505152i bk15: 512a 505181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251497
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=510265 n_nop=501417 n_act=707 n_pre=691 n_req=2008 n_rd=7256 n_write=194 bw_util=0.0292
n_activity=35470 dram_eff=0.4201
bk0: 492a 505113i bk1: 492a 504751i bk2: 448a 505517i bk3: 448a 505360i bk4: 392a 505685i bk5: 392a 505041i bk6: 384a 505815i bk7: 384a 505806i bk8: 428a 505820i bk9: 428a 506134i bk10: 460a 505668i bk11: 460a 505881i bk12: 512a 505307i bk13: 512a 504892i bk14: 512a 504857i bk15: 512a 504666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59253
	minimum = 6
	maximum = 34
Network latency average = 8.42261
	minimum = 6
	maximum = 29
Slowest packet = 2371423
Flit latency average = 8.21615
	minimum = 6
	maximum = 28
Slowest flit = 4078529
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422704
	minimum = 0.0330237 (at node 3)
	maximum = 0.0495356 (at node 40)
Accepted packet rate average = 0.0422704
	minimum = 0.0330237 (at node 3)
	maximum = 0.0495356 (at node 40)
Injected flit rate average = 0.0634056
	minimum = 0.0330237 (at node 3)
	maximum = 0.0990712 (at node 40)
Accepted flit rate average= 0.0634056
	minimum = 0.0474716 (at node 28)
	maximum = 0.0825593 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.372 (20 samples)
	minimum = 6 (20 samples)
	maximum = 322.35 (20 samples)
Network latency average = 21.9562 (20 samples)
	minimum = 6 (20 samples)
	maximum = 256.75 (20 samples)
Flit latency average = 22.6722 (20 samples)
	minimum = 6 (20 samples)
	maximum = 255.95 (20 samples)
Fragmentation average = 0.00858549 (20 samples)
	minimum = 0 (20 samples)
	maximum = 97.8 (20 samples)
Injected packet rate average = 0.0466045 (20 samples)
	minimum = 0.0344253 (20 samples)
	maximum = 0.113435 (20 samples)
Accepted packet rate average = 0.0466045 (20 samples)
	minimum = 0.0344253 (20 samples)
	maximum = 0.113435 (20 samples)
Injected flit rate average = 0.0743486 (20 samples)
	minimum = 0.0429701 (20 samples)
	maximum = 0.163665 (20 samples)
Accepted flit rate average = 0.0743486 (20 samples)
	minimum = 0.0543602 (20 samples)
	maximum = 0.215214 (20 samples)
Injected packet size average = 1.59531 (20 samples)
Accepted packet size average = 1.59531 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 30 sec (2370 sec)
gpgpu_simulation_rate = 13312 (inst/sec)
gpgpu_simulation_rate = 2137 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 38030 Tlb_hit: 36587 Tlb_miss: 1443 Tlb_hit_rate: 0.962056
Shader1: Tlb_access: 44804 Tlb_hit: 43151 Tlb_miss: 1653 Tlb_hit_rate: 0.963106
Shader2: Tlb_access: 39793 Tlb_hit: 38165 Tlb_miss: 1628 Tlb_hit_rate: 0.959088
Shader3: Tlb_access: 41696 Tlb_hit: 39948 Tlb_miss: 1748 Tlb_hit_rate: 0.958077
Shader4: Tlb_access: 43166 Tlb_hit: 41562 Tlb_miss: 1604 Tlb_hit_rate: 0.962841
Shader5: Tlb_access: 41470 Tlb_hit: 39831 Tlb_miss: 1639 Tlb_hit_rate: 0.960477
Shader6: Tlb_access: 44163 Tlb_hit: 42573 Tlb_miss: 1590 Tlb_hit_rate: 0.963997
Shader7: Tlb_access: 43326 Tlb_hit: 41704 Tlb_miss: 1622 Tlb_hit_rate: 0.962563
Shader8: Tlb_access: 40959 Tlb_hit: 39286 Tlb_miss: 1673 Tlb_hit_rate: 0.959154
Shader9: Tlb_access: 39470 Tlb_hit: 37909 Tlb_miss: 1561 Tlb_hit_rate: 0.960451
Shader10: Tlb_access: 43440 Tlb_hit: 41638 Tlb_miss: 1802 Tlb_hit_rate: 0.958517
Shader11: Tlb_access: 37701 Tlb_hit: 36177 Tlb_miss: 1524 Tlb_hit_rate: 0.959577
Shader12: Tlb_access: 41513 Tlb_hit: 39918 Tlb_miss: 1595 Tlb_hit_rate: 0.961578
Shader13: Tlb_access: 42404 Tlb_hit: 40723 Tlb_miss: 1681 Tlb_hit_rate: 0.960357
Shader14: Tlb_access: 37967 Tlb_hit: 36431 Tlb_miss: 1536 Tlb_hit_rate: 0.959544
Shader15: Tlb_access: 41960 Tlb_hit: 40241 Tlb_miss: 1719 Tlb_hit_rate: 0.959032
Shader16: Tlb_access: 43707 Tlb_hit: 42024 Tlb_miss: 1683 Tlb_hit_rate: 0.961494
Shader17: Tlb_access: 38879 Tlb_hit: 37327 Tlb_miss: 1552 Tlb_hit_rate: 0.960081
Shader18: Tlb_access: 41945 Tlb_hit: 40271 Tlb_miss: 1674 Tlb_hit_rate: 0.960091
Shader19: Tlb_access: 43069 Tlb_hit: 41437 Tlb_miss: 1632 Tlb_hit_rate: 0.962107
Shader20: Tlb_access: 42813 Tlb_hit: 41097 Tlb_miss: 1716 Tlb_hit_rate: 0.959919
Shader21: Tlb_access: 46488 Tlb_hit: 44807 Tlb_miss: 1681 Tlb_hit_rate: 0.963840
Shader22: Tlb_access: 40259 Tlb_hit: 38585 Tlb_miss: 1674 Tlb_hit_rate: 0.958419
Shader23: Tlb_access: 40207 Tlb_hit: 38660 Tlb_miss: 1547 Tlb_hit_rate: 0.961524
Shader24: Tlb_access: 46178 Tlb_hit: 44507 Tlb_miss: 1671 Tlb_hit_rate: 0.963814
Shader25: Tlb_access: 42821 Tlb_hit: 41010 Tlb_miss: 1811 Tlb_hit_rate: 0.957708
Shader26: Tlb_access: 44337 Tlb_hit: 42522 Tlb_miss: 1815 Tlb_hit_rate: 0.959064
Shader27: Tlb_access: 46162 Tlb_hit: 44535 Tlb_miss: 1627 Tlb_hit_rate: 0.964755
Tlb_tot_access: 1178727 Tlb_tot_hit: 1132626, Tlb_tot_miss: 46101, Tlb_tot_hit_rate: 0.960889
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 230 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 230 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 227 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 226 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 242 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 231 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 226 Tlb_invalidate: 111 Tlb_evict: 0 Tlb_page_evict: 111
Shader18: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 223 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 241 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 232 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 222 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 236 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 228 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 235 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 224 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 6401 Tlb_invalidate: 3135, Tlb_tot_evict: 0, Tlb_tot_evict page: 3135
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1443 Page_hit: 1443 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader1: Page_table_access:1653 Page_hit: 1653 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader2: Page_table_access:1628 Page_hit: 1628 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader3: Page_table_access:1748 Page_hit: 1748 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader4: Page_table_access:1604 Page_hit: 1604 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader5: Page_table_access:1639 Page_hit: 1639 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader6: Page_table_access:1590 Page_hit: 1590 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader7: Page_table_access:1622 Page_hit: 1622 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader8: Page_table_access:1673 Page_hit: 1673 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader9: Page_table_access:1561 Page_hit: 1561 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader10: Page_table_access:1802 Page_hit: 1802 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader11: Page_table_access:1524 Page_hit: 1524 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader12: Page_table_access:1595 Page_hit: 1595 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader13: Page_table_access:1681 Page_hit: 1681 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader14: Page_table_access:1536 Page_hit: 1536 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader15: Page_table_access:1719 Page_hit: 1719 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader16: Page_table_access:1683 Page_hit: 1683 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader17: Page_table_access:1552 Page_hit: 1552 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader18: Page_table_access:1674 Page_hit: 1674 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader19: Page_table_access:1632 Page_hit: 1632 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader20: Page_table_access:1716 Page_hit: 1716 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader21: Page_table_access:1681 Page_hit: 1681 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader22: Page_table_access:1674 Page_hit: 1674 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader23: Page_table_access:1547 Page_hit: 1547 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader24: Page_table_access:1671 Page_hit: 1671 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader25: Page_table_access:1811 Page_hit: 1811 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader26: Page_table_access:1815 Page_hit: 1815 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Shader27: Page_table_access:1627 Page_hit: 1627 Page_miss: 0 Page_hit_rate: 1.000000 Page_fault: 0 Page_pending: 0
Page_talbe_tot_access: 46101 Page_tot_hit: 46101, Page_tot_miss 0, Page_tot_hit_rate: 1.000000 Page_tot_fault: 0 Page_tot_pending: 0
Total_memory_access_page_fault: 0, Average_latency 0.000000
========================================Page threshing statistics==============================
Page_validate: 624 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 624, Tot_page_fault: 6
Avg_page_latency: 128333.968750, Avg_prefetch_size: 425984.000000, Avg_prefetch_latency: 50071.835938
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.733435
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:    61309 	 St: c0000000 Sz: 524288 	 Sm: 1 	 T: prefetch(41.397030)
F:        1----T:    61309 	 St: c0000000 Sz: 524288 	 Sm: 1 	 T: prefetch_breakdown(41.396355)
F:        1----T:   243130 	 St: c00b0000 Sz: 1572864 	 Sm: 2 	 T: prefetch(164.165436)
F:        2----T:    61309 	 St: c0001000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:        2----T:   251834 	 St: c0080000 Sz: 65536 	 Sm: 3 	 T: prefetch(170.041870)
F:        3----T:   260538 	 St: c0090000 Sz: 65536 	 Sm: 4 	 T: prefetch(175.918304)
F:        4----T:   269242 	 St: c00a0000 Sz: 65536 	 Sm: 5 	 T: prefetch(181.794739)
F:        5----T:   300437 	 St: c02b0000 Sz: 262144 	 Sm: 6 	 T: prefetch(202.857529)
F:    61310----T:   243130 	 St: c00b0000 Sz: 1572864 	 Sm: 2 	 T: prefetch_breakdown(122.768402)
F:    61311----T:   243130 	 St: c00b1000 Sz: 1572864 	 Sm: 0 	 T: memcpy_h2d(122.767723)
F:   243131----T:   251834 	 St: c0080000 Sz: 65536 	 Sm: 3 	 T: prefetch_breakdown(5.876435)
F:   243132----T:   251834 	 St: c0081000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   251835----T:   260538 	 St: c0090000 Sz: 65536 	 Sm: 4 	 T: prefetch_breakdown(5.876435)
F:   251836----T:   260538 	 St: c0091000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   260539----T:   269242 	 St: c00a0000 Sz: 65536 	 Sm: 5 	 T: prefetch_breakdown(5.876435)
F:   260540----T:   269242 	 St: c00a1000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   269243----T:   300437 	 St: c02b0000 Sz: 262144 	 Sm: 6 	 T: prefetch_breakdown(21.062796)
F:   269244----T:   300437 	 St: c02b1000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:   300437----T:   302972 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   525123----T:   534412 	 	 	 Kl: 1 	 Sm: 7 	 T: kernel_launch(6.272113)
F:   756562----T:   758614 	 	 	 Kl: 2 	 Sm: 7 	 T: kernel_launch(1.385550)
F:   758614----T:   761149 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   761150----T:   763685 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   985836----T:   996184 	 	 	 Kl: 3 	 Sm: 7 	 T: kernel_launch(6.987171)
F:  1218334----T:  1219638 	 	 	 Kl: 4 	 Sm: 7 	 T: kernel_launch(0.880486)
F:  1219638----T:  1222173 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1222174----T:  1224709 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1446860----T:  1458750 	 	 	 Kl: 5 	 Sm: 7 	 T: kernel_launch(8.028359)
F:  1680900----T:  1682333 	 	 	 Kl: 6 	 Sm: 7 	 T: kernel_launch(0.967589)
F:  1682333----T:  1684868 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1684869----T:  1687404 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1909555----T:  1921226 	 	 	 Kl: 7 	 Sm: 7 	 T: kernel_launch(7.880486)
F:  2143376----T:  2146109 	 	 	 Kl: 8 	 Sm: 7 	 T: kernel_launch(1.845375)
F:  2146109----T:  2148644 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2148645----T:  2151180 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2373331----T:  2393812 	 	 	 Kl: 9 	 Sm: 7 	 T: kernel_launch(13.829169)
F:  2615962----T:  2620279 	 	 	 Kl: 10 	 Sm: 7 	 T: kernel_launch(2.914922)
F:  2620279----T:  2622814 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2622815----T:  2625350 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2847501----T:  2903765 	 	 	 Kl: 11 	 Sm: 7 	 T: kernel_launch(37.990547)
F:  3125915----T:  3130247 	 	 	 Kl: 12 	 Sm: 7 	 T: kernel_launch(2.925051)
F:  3130247----T:  3132782 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3132783----T:  3135318 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3357469----T:  3446584 	 	 	 Kl: 13 	 Sm: 7 	 T: kernel_launch(60.172180)
F:  3668734----T:  3673075 	 	 	 Kl: 14 	 Sm: 7 	 T: kernel_launch(2.931128)
F:  3673075----T:  3675610 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3675611----T:  3678146 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3900297----T:  3934087 	 	 	 Kl: 15 	 Sm: 7 	 T: kernel_launch(22.815664)
F:  4156237----T:  4158274 	 	 	 Kl: 16 	 Sm: 7 	 T: kernel_launch(1.375422)
F:  4158274----T:  4160809 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4160810----T:  4163345 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4385496----T:  4390635 	 	 	 Kl: 17 	 Sm: 7 	 T: kernel_launch(3.469953)
F:  4612785----T:  4613877 	 	 	 Kl: 18 	 Sm: 7 	 T: kernel_launch(0.737340)
F:  4613877----T:  4616412 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4616413----T:  4618948 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4841099----T:  4843316 	 	 	 Kl: 19 	 Sm: 7 	 T: kernel_launch(1.496961)
F:  5065466----T:  5066436 	 	 	 Kl: 20 	 Sm: 7 	 T: kernel_launch(0.654963)
F:  5066436----T:  5068971 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5068972----T:  5071577 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5068972----T:  5077212 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5079817----T:  5082422 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5079817----T:  5088057 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5090662----T:  5093267 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5090662----T:  5106357 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5108962----T:  5111567 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5108962----T:  5132165 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 300431(cycle), 202.856857(us)
Tot_kernel_exec_time: 274815(cycle), 185.560425(us)
Tot_kernel_exec_time_and_fault_time: 274815(cycle), 185.560425(us)
Tot_memcpy_h2d_time: 325775(cycle), 219.969620(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 351125(cycle), 237.086426(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 91148(cycle), 61.544903(us)
GPGPU-Sim: *** exit detected ***
