## Hi there ğŸ‘‹ 

I'm Samarth, an Electronics Engineer focused on VLSI Design & Functional Verification.

I mostly work on Digital Design and Verification â€” SystemVerilog, UVM, RTL design, and assertion-based verification.

I use EDA tools for simulation, debugging, and coverage-driven verification of digital IPs.

This profile is where I share my verification projects, UVM environments, RTL designs, and experiments. Everything here is built for learning and real engineering practice.

---

## Tools & Tech  

- Verilog, SystemVerilog, UVM  
- Constrained Random Verification (CRV), SVA, Functional Coverage  
- Synopsys VCS, Verdi, QuestaSim  
- GTKWave, Icarus Verilog  
  

---

## A Bit About Me  

- ğŸ¶ I have a dog named **Lulu**  
- ğŸ“º Favorite sitcom: *Friends* | Favorite show: *Better Call Saul*  
- ğŸ® Gamer â€” currently exploring *Where Winds Meet*  
- âš™ï¸ Passionate about building reliable and intelligent systems in the VLSI field  


<!--
**samarthlv/samarthlv** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
