

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_10u_2u_128u_s'
================================================================
* Date:           Thu May 29 09:36:01 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.456 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |        ?|        ?|       174|          -|          -|     ?|        no|
        | + VITIS_LOOP_73_2  |      170|      170|        34|          -|          -|     5|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [../maxpool.h:109]   --->   Operation 10 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%numReps_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps"   --->   Operation 12 'read' 'numReps_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c146, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numReps_c146, i32 %numReps_2"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [../maxpool.h:67->../maxpool.h:110]   --->   Operation 17 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i128 %buf, i64 0, i64 0"   --->   Operation 18 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_addr_14 = getelementptr i128 %buf, i64 0, i64 1"   --->   Operation 19 'getelementptr' 'buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_addr_15 = getelementptr i128 %buf, i64 0, i64 2"   --->   Operation 20 'getelementptr' 'buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_addr_16 = getelementptr i128 %buf, i64 0, i64 3"   --->   Operation 21 'getelementptr' 'buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_addr_17 = getelementptr i128 %buf, i64 0, i64 4"   --->   Operation 22 'getelementptr' 'buf_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln109 = store i32 0, i32 %rep" [../maxpool.h:109]   --->   Operation 23 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc" [../maxpool.h:109]   --->   Operation 24 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rep_3 = load i32 %rep" [../maxpool.h:109]   --->   Operation 25 'load' 'rep_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %rep_3, i32 %numReps_2" [../maxpool.h:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%rep_4 = add i32 %rep_3, i32 1" [../maxpool.h:109]   --->   Operation 27 'add' 'rep_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.split, void %for.end.loopexit" [../maxpool.h:109]   --->   Operation 28 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 29 'store' 'store_ln70' <Predicate = (!icmp_ln109)> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_2 : Operation 30 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_14" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 30 'store' 'store_ln70' <Predicate = (!icmp_ln109)> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [../maxpool.h:112]   --->   Operation 31 'ret' 'ret_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 32 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_15" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 32 'store' 'store_ln70' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 33 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_16" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 33 'store' 'store_ln70' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../maxpool.h:109]   --->   Operation 34 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_17" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 35 'store' 'store_ln70' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln73 = br void %VITIS_LOOP_74_3.i" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 36 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%yp = phi i3 0, void %for.inc.split, i3 %yp_2, void %VITIS_LOOP_74_3.i.split"   --->   Operation 37 'phi' 'yp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.65ns)   --->   "%icmp_ln73 = icmp_eq  i3 %yp, i3 5" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 38 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.65ns)   --->   "%yp_2 = add i3 %yp, i3 1" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 39 'add' 'yp_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %VITIS_LOOP_74_3.i.split, void %_Z16StreamingMaxPoolILj10ELj2ELj128EEvRN3hls6streamI7ap_uintIXT1_EELi0EEES5_.exit" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 40 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4, i128 %inter5, i128 %buf"   --->   Operation 42 'call' 'call_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln109 = store i32 %rep_4, i32 %rep" [../maxpool.h:109]   --->   Operation 43 'store' 'store_ln109' <Predicate = (icmp_ln73)> <Delay = 1.58>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc" [../maxpool.h:109]   --->   Operation 44 'br' 'br_ln109' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4, i128 %inter5, i128 %buf"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1187 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_1187' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_1188 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_1188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6, i128 %buf, i128 %inter6"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 50 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6, i128 %buf, i128 %inter6"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln73 = br void %VITIS_LOOP_74_3.i" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 52 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.268ns
The critical path consists of the following:
	fifo read operation ('numReps') on port 'numReps' [7]  (3.634 ns)
	fifo write operation ('write_ln0') on port 'numReps_c146' [9]  (3.634 ns)

 <State 2>: 4.840ns
The critical path consists of the following:
	'load' operation 32 bit ('rep', ../maxpool.h:109) on local variable 'rep', ../maxpool.h:109 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln109', ../maxpool.h:109) [22]  (2.552 ns)
	blocking operation 2.288 ns on control path)

 <State 3>: 2.288ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', ../maxpool.h:70->../maxpool.h:110) of constant 0 on array 'buf', ../maxpool.h:67->../maxpool.h:110 [29]  (2.288 ns)

 <State 4>: 2.288ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln70', ../maxpool.h:70->../maxpool.h:110) of constant 0 on array 'buf', ../maxpool.h:67->../maxpool.h:110 [31]  (2.288 ns)

 <State 5>: 3.238ns
The critical path consists of the following:
	'phi' operation 3 bit ('yp') with incoming values : ('yp', ../maxpool.h:73->../maxpool.h:110) [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln73', ../maxpool.h:73->../maxpool.h:110) [35]  (1.650 ns)
	blocking operation 1.588 ns on control path)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
