#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56246cad8150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56246cad17d0 .scope module, "falling_sand_game_top_tb" "falling_sand_game_top_tb" 3 5;
 .timescale -9 -12;
P_0x56246cad6e80 .param/l "ACTIVE_COLUMNS" 0 3 11, +C4<00000000000000000000001010000000>;
P_0x56246cad6ec0 .param/l "ACTIVE_ROWS" 0 3 12, +C4<00000000000000000000000111100000>;
P_0x56246cad6f00 .param/l "CLK_PERIOD_NS" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x56246cad6f40 .param/l "TICK_10_NS" 0 3 13, +C4<00000000000001100001101010000000>;
P_0x56246cad6f80 .param/l "VRAM_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000010011>;
P_0x56246cad6fc0 .param/l "VRAM_DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000000001>;
v0x56246cafd740_0 .var "clk_i", 0 0;
v0x56246cafd800_0 .net "hsync_o", 0 0, L_0x56246cb0f920;  1 drivers
v0x56246cafd8c0_0 .var "reset_i", 0 0;
v0x56246cafd960_0 .net "vga_blue_o", 3 0, L_0x56246cb0ff10;  1 drivers
v0x56246cafda30_0 .net "vga_green_o", 3 0, L_0x56246cb10120;  1 drivers
v0x56246cafdad0_0 .net "vga_red_o", 3 0, L_0x56246cb0fc70;  1 drivers
v0x56246cafdba0_0 .net "vsync_o", 0 0, L_0x56246cb0f990;  1 drivers
E_0x56246ca72040 .event negedge, v0x56246cadbe70_0;
S_0x56246cad8c50 .scope module, "UUT" "falling_sand_game_top" 3 24, 4 4 0, S_0x56246cad17d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 4 "vga_red_o";
    .port_info 5 /OUTPUT 4 "vga_blue_o";
    .port_info 6 /OUTPUT 4 "vga_green_o";
P_0x56246cad5e10 .param/l "ACTIVE_COLUMNS" 0 4 6, +C4<00000000000000000000001010000000>;
P_0x56246cad5e50 .param/l "ACTIVE_ROWS" 0 4 7, +C4<00000000000000000000000111100000>;
P_0x56246cad5e90 .param/l "TICK_10_NS" 0 4 10, +C4<00000000000001100001101010000000>;
P_0x56246cad5ed0 .param/l "VRAM_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000010011>;
P_0x56246cad5f10 .param/l "VRAM_DATA_WIDTH" 0 4 8, +C4<00000000000000000000000000000001>;
L_0x56246cb0f920 .functor BUFZ 1, L_0x56246cb0eae0, C4<0>, C4<0>, C4<0>;
L_0x56246cb0f990 .functor BUFZ 1, L_0x56246cb0e370, C4<0>, C4<0>, C4<0>;
v0x56246cafbe30_0 .net *"_ivl_10", 3 0, L_0x56246cb0fd60;  1 drivers
L_0x7fcb6b6564e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56246cafbf30_0 .net/2u *"_ivl_12", 3 0, L_0x7fcb6b6564e0;  1 drivers
v0x56246cafc010_0 .net *"_ivl_16", 3 0, L_0x56246cb10080;  1 drivers
L_0x7fcb6b656528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56246cafc100_0 .net/2u *"_ivl_18", 3 0, L_0x7fcb6b656528;  1 drivers
v0x56246cafc1e0_0 .net *"_ivl_4", 3 0, L_0x56246cb0fa00;  1 drivers
L_0x7fcb6b656498 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x56246cafc2c0_0 .net/2u *"_ivl_6", 3 0, L_0x7fcb6b656498;  1 drivers
v0x56246cafc3a0_0 .net "clk_i", 0 0, v0x56246cafd740_0;  1 drivers
v0x56246cafc440_0 .net "hsync", 0 0, L_0x56246cb0eae0;  1 drivers
v0x56246cafc4e0_0 .net "hsync_o", 0 0, L_0x56246cb0f920;  alias, 1 drivers
v0x56246cafc580_0 .net "pixel_count", 18 0, v0x56246cafa820_0;  1 drivers
v0x56246cafc640_0 .net "pixel_x", 9 0, v0x56246cafac80_0;  1 drivers
v0x56246cafc700_0 .net "pixel_y", 8 0, v0x56246cafad60_0;  1 drivers
v0x56246cafc7d0_0 .net "ram_rd_address", 18 0, L_0x56246cb0f4f0;  1 drivers
v0x56246cafc8c0_0 .net "ram_rd_data", 0 0, L_0x56246cb0f880;  1 drivers
v0x56246cafc9d0_0 .net "ram_wr_address", 18 0, L_0x56246ca90620;  1 drivers
v0x56246cafca90_0 .net "ram_wr_data", 0 0, L_0x56246cb0f310;  1 drivers
v0x56246cafcb50_0 .net "ram_wr_en", 0 0, L_0x56246cb0f380;  1 drivers
v0x56246cafcbf0_0 .net "reset_i", 0 0, v0x56246cafd8c0_0;  1 drivers
v0x56246cafcc90_0 .net "vga_blue_o", 3 0, L_0x56246cb0ff10;  alias, 1 drivers
v0x56246cafcd70_0 .net "vga_green_o", 3 0, L_0x56246cb10120;  alias, 1 drivers
v0x56246cafce50_0 .net "vga_red_o", 3 0, L_0x56246cb0fc70;  alias, 1 drivers
v0x56246cafcf30_0 .net "video_en", 0 0, L_0x56246cb0ef00;  1 drivers
v0x56246cafcfd0_0 .net "vram_rd_address", 18 0, L_0x56246cad2280;  1 drivers
v0x56246cafd070_0 .net "vram_rd_data_1", 0 0, v0x56246cafb8a0_0;  1 drivers
v0x56246cafd130_0 .net "vram_rd_data_2", 0 0, L_0x56246cb0f750;  1 drivers
v0x56246cafd1d0_0 .net "vram_wr_address", 18 0, L_0x56246cb0f560;  1 drivers
v0x56246cafd2e0_0 .net "vram_wr_data", 0 0, L_0x56246cb0f5d0;  1 drivers
v0x56246cafd3f0_0 .net "vram_wr_en", 0 0, L_0x56246cb0f640;  1 drivers
v0x56246cafd4e0_0 .net "vsync", 0 0, L_0x56246cb0e370;  1 drivers
v0x56246cafd580_0 .net "vsync_o", 0 0, L_0x56246cb0f990;  alias, 1 drivers
L_0x56246cb0fa00 .concat [ 1 1 1 1], v0x56246cafb8a0_0, v0x56246cafb8a0_0, v0x56246cafb8a0_0, v0x56246cafb8a0_0;
L_0x56246cb0fc70 .functor MUXZ 4, L_0x7fcb6b656498, L_0x56246cb0fa00, L_0x56246cb0ef00, C4<>;
L_0x56246cb0fd60 .concat [ 1 1 1 1], v0x56246cafb8a0_0, v0x56246cafb8a0_0, v0x56246cafb8a0_0, v0x56246cafb8a0_0;
L_0x56246cb0ff10 .functor MUXZ 4, L_0x7fcb6b6564e0, L_0x56246cb0fd60, L_0x56246cb0ef00, C4<>;
L_0x56246cb10080 .concat [ 1 1 1 1], v0x56246cafb8a0_0, v0x56246cafb8a0_0, v0x56246cafb8a0_0, v0x56246cafb8a0_0;
L_0x56246cb10120 .functor MUXZ 4, L_0x7fcb6b656528, L_0x56246cb10080, L_0x56246cb0ef00, C4<>;
S_0x56246cada6b0 .scope module, "GAME_STATE_CONTROLLER" "game_state_controller" 4 40, 5 4 0, S_0x56246cad8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "ram_rd_data_i";
    .port_info 3 /INPUT 1 "vram_rd_data_i";
    .port_info 4 /OUTPUT 19 "ram_rd_address_o";
    .port_info 5 /OUTPUT 19 "vram_rd_address_o";
    .port_info 6 /OUTPUT 19 "ram_wr_address_o";
    .port_info 7 /OUTPUT 19 "vram_wr_address_o";
    .port_info 8 /OUTPUT 1 "ram_wr_data_o";
    .port_info 9 /OUTPUT 1 "vram_wr_data_o";
    .port_info 10 /OUTPUT 1 "ram_wr_en_o";
    .port_info 11 /OUTPUT 1 "vram_wr_en_o";
P_0x56246cad5b90 .param/l "ACTIVE_COLUMNS" 0 5 6, +C4<00000000000000000000001010000000>;
P_0x56246cad5bd0 .param/l "ACTIVE_ROWS" 0 5 7, +C4<00000000000000000000000111100000>;
P_0x56246cad5c10 .param/l "ADDR_WIDTH" 0 5 8, +C4<00000000000000000000000000010011>;
P_0x56246cad5c50 .param/l "DATA_WIDTH" 0 5 9, +C4<00000000000000000000000000000001>;
P_0x56246cad5c90 .param/l "TICK_10_NS" 0 5 10, +C4<00000000000001100001101010000000>;
enum0x56246ca5a570 .enum4 (3)
   "IDLE" 3'b000,
   "REDRAW_FRAME" 3'b001,
   "WAIT" 3'b010,
   "WRITE_VRAM" 3'b011,
   "DRAW" 3'b100
 ;
L_0x56246cb0f4f0 .functor BUFZ 19, v0x56246caf5d60_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x56246cb0f560 .functor BUFZ 19, v0x56246caf69b0_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x56246cb0f5d0 .functor BUFZ 1, v0x56246caf6a90_0, C4<0>, C4<0>, C4<0>;
L_0x56246cb0f640 .functor BUFZ 1, v0x56246caf6c50_0, C4<0>, C4<0>, C4<0>;
v0x56246caf5b60_0 .net "cell_redraw_done", 0 0, L_0x56246cb0f480;  1 drivers
v0x56246caf5c20_0 .var "cell_redraw_ready", 0 0;
v0x56246caf5cc0_0 .net "clk_i", 0 0, v0x56246cafd740_0;  alias, 1 drivers
v0x56246caf5d60_0 .var "ram_rd_address", 18 0;
v0x56246caf5e00_0 .net "ram_rd_address_o", 18 0, L_0x56246cb0f4f0;  alias, 1 drivers
v0x56246caf5ea0_0 .net "ram_rd_data_i", 0 0, L_0x56246cb0f880;  alias, 1 drivers
v0x56246caf5f80_0 .net "ram_wr_address_o", 18 0, L_0x56246ca90620;  alias, 1 drivers
v0x56246caf6040_0 .net "ram_wr_data_o", 0 0, L_0x56246cb0f310;  alias, 1 drivers
v0x56246caf60e0_0 .net "ram_wr_en_o", 0 0, L_0x56246cb0f380;  alias, 1 drivers
v0x56246caf6180_0 .net "reset_i", 0 0, v0x56246cafd8c0_0;  alias, 1 drivers
v0x56246caf6220_0 .var "state_next", 2 0;
v0x56246caf62c0_0 .var "state_reg", 2 0;
v0x56246caf6380_0 .var "tick_count_next", 18 0;
v0x56246caf6460_0 .var "tick_count_reg", 18 0;
v0x56246caf6540_0 .net "vram_rd_address_o", 18 0, L_0x56246cad2280;  alias, 1 drivers
v0x56246caf6630_0 .net "vram_rd_data_i", 0 0, L_0x56246cb0f750;  alias, 1 drivers
v0x56246caf6700_0 .var "vram_wr_address_next", 18 0;
v0x56246caf68d0_0 .net "vram_wr_address_o", 18 0, L_0x56246cb0f560;  alias, 1 drivers
v0x56246caf69b0_0 .var "vram_wr_address_reg", 18 0;
v0x56246caf6a90_0 .var "vram_wr_data", 0 0;
v0x56246caf6b70_0 .net "vram_wr_data_o", 0 0, L_0x56246cb0f5d0;  alias, 1 drivers
v0x56246caf6c50_0 .var "vram_wr_en", 0 0;
v0x56246caf6d10_0 .net "vram_wr_en_o", 0 0, L_0x56246cb0f640;  alias, 1 drivers
E_0x56246ca72300/0 .event edge, v0x56246caf62c0_0, v0x56246caf69b0_0, v0x56246caf6460_0, v0x56246cabe560_0;
E_0x56246ca72300/1 .event edge, v0x56246caf5ea0_0;
E_0x56246ca72300 .event/or E_0x56246ca72300/0, E_0x56246ca72300/1;
S_0x56246cad9980 .scope module, "CELLS_NEXT_STATE" "cells_next_state" 5 44, 6 4 0, S_0x56246cada6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "ready_i";
    .port_info 3 /INPUT 1 "pixel_state_i";
    .port_info 4 /OUTPUT 19 "rd_address_o";
    .port_info 5 /OUTPUT 19 "wr_address_o";
    .port_info 6 /OUTPUT 1 "wr_data_o";
    .port_info 7 /OUTPUT 1 "wr_en_o";
    .port_info 8 /OUTPUT 1 "done_o";
P_0x56246cad6330 .param/l "ACTIVE_COLUMNS" 0 6 6, +C4<00000000000000000000001010000000>;
P_0x56246cad6370 .param/l "ACTIVE_ROWS" 0 6 7, +C4<00000000000000000000000111100000>;
P_0x56246cad63b0 .param/l "ADDR_WIDTH" 0 6 8, +C4<00000000000000000000000000010011>;
P_0x56246cad63f0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000000001>;
enum0x56246ca6b680 .enum4 (3)
   "IDLE" 3'b000,
   "PIXEL_EMPTY" 3'b001,
   "PIXEL_DOWN" 3'b010,
   "PIXEL_DOWN_LEFT" 3'b011,
   "PIXEL_DOWN_RIGHT" 3'b100,
   "DELETE_PIXEL" 3'b101,
   "DRAW" 3'b110
 ;
L_0x56246cad2280 .functor BUFZ 19, v0x56246cad2470_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x56246ca90620 .functor BUFZ 19, v0x56246caf5540_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x56246cb0f310 .functor BUFZ 1, v0x56246caf5700_0, C4<0>, C4<0>, C4<0>;
L_0x56246cb0f380 .functor BUFZ 1, v0x56246caf58c0_0, C4<0>, C4<0>, C4<0>;
L_0x56246cb0f480 .functor BUFZ 1, v0x56246cad6cb0_0, C4<0>, C4<0>, C4<0>;
v0x56246caa4cc0_0 .var "base_address_next", 18 0;
v0x56246caa4b30_0 .var "base_address_reg", 18 0;
v0x56246cadbe70_0 .net "clk_i", 0 0, v0x56246cafd740_0;  alias, 1 drivers
v0x56246cad6cb0_0 .var "done", 0 0;
v0x56246cabe560_0 .net "done_o", 0 0, L_0x56246cb0f480;  alias, 1 drivers
v0x56246cad23a0_0 .net "pixel_state_i", 0 0, L_0x56246cb0f750;  alias, 1 drivers
v0x56246cad2470_0 .var "rd_address", 18 0;
v0x56246caf5120_0 .net "rd_address_o", 18 0, L_0x56246cad2280;  alias, 1 drivers
v0x56246caf5200_0 .net "ready_i", 0 0, v0x56246caf5c20_0;  1 drivers
v0x56246caf52c0_0 .net "reset_i", 0 0, v0x56246cafd8c0_0;  alias, 1 drivers
v0x56246caf5380_0 .var "state_next", 2 0;
v0x56246caf5460_0 .var "state_reg", 2 0;
v0x56246caf5540_0 .var "wr_address", 18 0;
v0x56246caf5620_0 .net "wr_address_o", 18 0, L_0x56246ca90620;  alias, 1 drivers
v0x56246caf5700_0 .var "wr_data", 0 0;
v0x56246caf57e0_0 .net "wr_data_o", 0 0, L_0x56246cb0f310;  alias, 1 drivers
v0x56246caf58c0_0 .var "wr_en", 0 0;
v0x56246caf5980_0 .net "wr_en_o", 0 0, L_0x56246cb0f380;  alias, 1 drivers
E_0x56246ca57b10 .event edge, v0x56246caf5460_0, v0x56246caa4b30_0, v0x56246caf5200_0, v0x56246cad23a0_0;
E_0x56246cadbde0 .event posedge, v0x56246caf52c0_0, v0x56246cadbe70_0;
S_0x56246caf6f50 .scope module, "GAME_STATE_RAM" "register_file" 4 82, 7 4 0, S_0x56246cad8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 19 "wr_address_i";
    .port_info 3 /INPUT 19 "rd_address_i";
    .port_info 4 /INPUT 1 "wr_data_i";
    .port_info 5 /OUTPUT 1 "rd_data_o";
P_0x56246cad7100 .param/l "ADDR_WIDTH" 0 7 6, +C4<00000000000000000000000000010011>;
P_0x56246cad7140 .param/l "DATA_WIDTH" 0 7 7, +C4<00000000000000000000000000000001>;
P_0x56246cad7180 .param/str "ROM_FILE" 0 7 8, "vram.mem";
L_0x56246cb0f880 .functor BUFZ 1, v0x56246caf7610_0, C4<0>, C4<0>, C4<0>;
v0x56246caf7370_0 .net "clk_i", 0 0, v0x56246cafd740_0;  alias, 1 drivers
v0x56246caf7480 .array "ram", 307199 0, 0 0;
v0x56246caf7540_0 .net "rd_address_i", 18 0, L_0x56246cb0f4f0;  alias, 1 drivers
v0x56246caf7610_0 .var "rd_data", 0 0;
v0x56246caf76d0_0 .net "rd_data_o", 0 0, L_0x56246cb0f880;  alias, 1 drivers
v0x56246caf77e0_0 .net "wr_address_i", 18 0, L_0x56246ca90620;  alias, 1 drivers
v0x56246caf78d0_0 .net "wr_data_i", 0 0, L_0x56246cb0f310;  alias, 1 drivers
v0x56246caf79e0_0 .net "wr_en", 0 0, L_0x56246cb0f380;  alias, 1 drivers
E_0x56246caf72f0 .event posedge, v0x56246cadbe70_0;
S_0x56246caf7bd0 .scope module, "SYNC_PULSE_GENERATOR" "sync_pulse_generator" 4 23, 8 4 0, S_0x56246cad8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 1 "video_en_o";
    .port_info 5 /OUTPUT 10 "x_o";
    .port_info 6 /OUTPUT 9 "y_o";
    .port_info 7 /OUTPUT 19 "pixel_o";
P_0x56246caf7db0 .param/l "ACTIVE_COLUMNS" 0 8 8, +C4<00000000000000000000001010000000>;
P_0x56246caf7df0 .param/l "ACTIVE_ROWS" 0 8 9, +C4<00000000000000000000000111100000>;
P_0x56246caf7e30 .param/l "BACK_PORCH_HORIZONTAL" 0 8 12, +C4<00000000000000000000000000110000>;
P_0x56246caf7e70 .param/l "BACK_PORCH_VERTICAL" 0 8 13, +C4<00000000000000000000000000100001>;
P_0x56246caf7eb0 .param/l "FRONT_PORCH_HORIZONTAL" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x56246caf7ef0 .param/l "FRONT_PORCH_VERTICAL" 0 8 11, +C4<00000000000000000000000000001010>;
P_0x56246caf7f30 .param/l "TOTAL_COLUMNS" 0 8 6, +C4<00000000000000000000001100100000>;
P_0x56246caf7f70 .param/l "TOTAL_ROWS" 0 8 7, +C4<00000000000000000000001000001101>;
L_0x56246cadbcd0 .functor OR 1, L_0x56246cb0de30, L_0x56246cb0e0e0, C4<0>, C4<0>;
L_0x56246cab1940 .functor OR 1, L_0x56246cb0e680, L_0x56246cb0e950, C4<0>, C4<0>;
L_0x56246cb0ef00 .functor AND 1, L_0x56246cb0edc0, L_0x56246cb0f060, C4<1>, C4<1>;
v0x56246caf88e0_0 .net *"_ivl_0", 31 0, L_0x56246cafdc70;  1 drivers
L_0x7fcb6b6560a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56246caf89c0_0 .net *"_ivl_11", 21 0, L_0x7fcb6b6560a8;  1 drivers
L_0x7fcb6b6560f0 .functor BUFT 1, C4<00000000000000000000000111101011>, C4<0>, C4<0>, C4<0>;
v0x56246caf8aa0_0 .net/2u *"_ivl_12", 31 0, L_0x7fcb6b6560f0;  1 drivers
v0x56246caf8b90_0 .net *"_ivl_14", 0 0, L_0x56246cb0e0e0;  1 drivers
v0x56246caf8c50_0 .net *"_ivl_16", 0 0, L_0x56246cadbcd0;  1 drivers
L_0x7fcb6b656138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56246caf8d80_0 .net/2u *"_ivl_18", 0 0, L_0x7fcb6b656138;  1 drivers
L_0x7fcb6b656180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56246caf8e60_0 .net/2u *"_ivl_20", 0 0, L_0x7fcb6b656180;  1 drivers
v0x56246caf8f40_0 .net *"_ivl_24", 31 0, L_0x56246cb0e550;  1 drivers
L_0x7fcb6b6561c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56246caf9020_0 .net *"_ivl_27", 21 0, L_0x7fcb6b6561c8;  1 drivers
L_0x7fcb6b656210 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v0x56246caf9100_0 .net/2u *"_ivl_28", 31 0, L_0x7fcb6b656210;  1 drivers
L_0x7fcb6b656018 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56246caf91e0_0 .net *"_ivl_3", 21 0, L_0x7fcb6b656018;  1 drivers
v0x56246caf92c0_0 .net *"_ivl_30", 0 0, L_0x56246cb0e680;  1 drivers
v0x56246caf9380_0 .net *"_ivl_32", 31 0, L_0x56246cb0e7c0;  1 drivers
L_0x7fcb6b656258 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56246caf9460_0 .net *"_ivl_35", 21 0, L_0x7fcb6b656258;  1 drivers
L_0x7fcb6b6562a0 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v0x56246caf9540_0 .net/2u *"_ivl_36", 31 0, L_0x7fcb6b6562a0;  1 drivers
v0x56246caf9620_0 .net *"_ivl_38", 0 0, L_0x56246cb0e950;  1 drivers
L_0x7fcb6b656060 .functor BUFT 1, C4<00000000000000000000000111101010>, C4<0>, C4<0>, C4<0>;
v0x56246caf96e0_0 .net/2u *"_ivl_4", 31 0, L_0x7fcb6b656060;  1 drivers
v0x56246caf98d0_0 .net *"_ivl_40", 0 0, L_0x56246cab1940;  1 drivers
L_0x7fcb6b6562e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56246caf99b0_0 .net/2u *"_ivl_42", 0 0, L_0x7fcb6b6562e8;  1 drivers
L_0x7fcb6b656330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56246caf9a90_0 .net/2u *"_ivl_44", 0 0, L_0x7fcb6b656330;  1 drivers
v0x56246caf9b70_0 .net *"_ivl_48", 31 0, L_0x56246cb0ecd0;  1 drivers
L_0x7fcb6b656378 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56246caf9c50_0 .net *"_ivl_51", 21 0, L_0x7fcb6b656378;  1 drivers
L_0x7fcb6b6563c0 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0x56246caf9d30_0 .net/2u *"_ivl_52", 31 0, L_0x7fcb6b6563c0;  1 drivers
v0x56246caf9e10_0 .net *"_ivl_54", 0 0, L_0x56246cb0edc0;  1 drivers
v0x56246caf9ed0_0 .net *"_ivl_56", 31 0, L_0x56246cb0ef70;  1 drivers
L_0x7fcb6b656408 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56246caf9fb0_0 .net *"_ivl_59", 21 0, L_0x7fcb6b656408;  1 drivers
v0x56246cafa090_0 .net *"_ivl_6", 0 0, L_0x56246cb0de30;  1 drivers
L_0x7fcb6b656450 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v0x56246cafa150_0 .net/2u *"_ivl_60", 31 0, L_0x7fcb6b656450;  1 drivers
v0x56246cafa230_0 .net *"_ivl_62", 0 0, L_0x56246cb0f060;  1 drivers
v0x56246cafa2f0_0 .net *"_ivl_8", 31 0, L_0x56246cb0dfa0;  1 drivers
v0x56246cafa3d0_0 .net "clk_i", 0 0, v0x56246cafd740_0;  alias, 1 drivers
v0x56246cafa470_0 .var "column_count", 9 0;
v0x56246cafa550_0 .net "hsync_o", 0 0, L_0x56246cb0eae0;  alias, 1 drivers
v0x56246cafa820_0 .var "pixel_o", 18 0;
v0x56246cafa900_0 .net "reset_i", 0 0, v0x56246cafd8c0_0;  alias, 1 drivers
v0x56246cafa9a0_0 .var "row_count", 9 0;
v0x56246cafaa80_0 .net "sync_pulse_clk", 0 0, v0x56246caf87d0_0;  1 drivers
v0x56246cafab20_0 .net "video_en_o", 0 0, L_0x56246cb0ef00;  alias, 1 drivers
v0x56246cafabc0_0 .net "vsync_o", 0 0, L_0x56246cb0e370;  alias, 1 drivers
v0x56246cafac80_0 .var "x_o", 9 0;
v0x56246cafad60_0 .var "y_o", 8 0;
E_0x56246cadc0c0 .event posedge, v0x56246caf87d0_0;
L_0x56246cafdc70 .concat [ 10 22 0 0], v0x56246cafa9a0_0, L_0x7fcb6b656018;
L_0x56246cb0de30 .cmp/gt 32, L_0x7fcb6b656060, L_0x56246cafdc70;
L_0x56246cb0dfa0 .concat [ 10 22 0 0], v0x56246cafa9a0_0, L_0x7fcb6b6560a8;
L_0x56246cb0e0e0 .cmp/gt 32, L_0x56246cb0dfa0, L_0x7fcb6b6560f0;
L_0x56246cb0e370 .functor MUXZ 1, L_0x7fcb6b656180, L_0x7fcb6b656138, L_0x56246cadbcd0, C4<>;
L_0x56246cb0e550 .concat [ 10 22 0 0], v0x56246cafa470_0, L_0x7fcb6b6561c8;
L_0x56246cb0e680 .cmp/gt 32, L_0x7fcb6b656210, L_0x56246cb0e550;
L_0x56246cb0e7c0 .concat [ 10 22 0 0], v0x56246cafa470_0, L_0x7fcb6b656258;
L_0x56246cb0e950 .cmp/gt 32, L_0x56246cb0e7c0, L_0x7fcb6b6562a0;
L_0x56246cb0eae0 .functor MUXZ 1, L_0x7fcb6b656330, L_0x7fcb6b6562e8, L_0x56246cab1940, C4<>;
L_0x56246cb0ecd0 .concat [ 10 22 0 0], v0x56246cafa470_0, L_0x7fcb6b656378;
L_0x56246cb0edc0 .cmp/gt 32, L_0x7fcb6b6563c0, L_0x56246cb0ecd0;
L_0x56246cb0ef70 .concat [ 10 22 0 0], v0x56246cafa9a0_0, L_0x7fcb6b656408;
L_0x56246cb0f060 .cmp/gt 32, L_0x7fcb6b656450, L_0x56246cb0ef70;
S_0x56246caf83d0 .scope module, "SYNC_PULSE_CLK" "clk_25MHz" 8 24, 9 4 0, S_0x56246caf7bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
v0x56246caf8630_0 .var "clk_count", 0 0;
v0x56246caf8710_0 .net "clk_i", 0 0, v0x56246cafd740_0;  alias, 1 drivers
v0x56246caf87d0_0 .var "clk_o", 0 0;
S_0x56246cafaf40 .scope module, "VRAM_RAM" "register_file_dual_port_read" 4 63, 10 4 0, S_0x56246cad8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 19 "wr_address_i";
    .port_info 3 /INPUT 19 "rd_address_1_i";
    .port_info 4 /INPUT 19 "rd_address_2_i";
    .port_info 5 /INPUT 1 "wr_data_i";
    .port_info 6 /OUTPUT 1 "rd_data_1_o";
    .port_info 7 /OUTPUT 1 "rd_data_2_o";
P_0x56246cafb0d0 .param/l "ADDR_WIDTH" 0 10 6, +C4<00000000000000000000000000010011>;
P_0x56246cafb110 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000000001>;
P_0x56246cafb150 .param/str "ROM_FILE" 0 10 8, "vram.mem";
L_0x56246cb0f750 .functor BUFZ 1, v0x56246cafba90_0, C4<0>, C4<0>, C4<0>;
v0x56246cafb400_0 .net "clk_i", 0 0, v0x56246cafd740_0;  alias, 1 drivers
v0x56246cafb4c0 .array "ram", 307199 0, 0 0;
v0x56246cafb580_0 .net "rd_address_1_i", 18 0, v0x56246cafa820_0;  alias, 1 drivers
v0x56246cafb680_0 .net "rd_address_2_i", 18 0, L_0x56246cad2280;  alias, 1 drivers
v0x56246cafb770_0 .net "rd_data_1_o", 0 0, v0x56246cafb8a0_0;  alias, 1 drivers
v0x56246cafb8a0_0 .var "rd_data_1_reg", 0 0;
v0x56246cafb980_0 .net "rd_data_2_o", 0 0, L_0x56246cb0f750;  alias, 1 drivers
v0x56246cafba90_0 .var "rd_data_2_reg", 0 0;
v0x56246cafbb70_0 .net "wr_address_i", 18 0, L_0x56246cb0f560;  alias, 1 drivers
v0x56246cafbc30_0 .net "wr_data_i", 0 0, L_0x56246cb0f5d0;  alias, 1 drivers
v0x56246cafbcd0_0 .net "wr_en", 0 0, L_0x56246cb0f640;  alias, 1 drivers
    .scope S_0x56246caf83d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf8630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf87d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x56246caf83d0;
T_1 ;
    %wait E_0x56246caf72f0;
    %load/vec4 v0x56246caf8630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x56246caf87d0_0;
    %inv;
    %assign/vec4 v0x56246caf87d0_0, 0;
T_1.0 ;
    %load/vec4 v0x56246caf8630_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x56246caf8630_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56246caf7bd0;
T_2 ;
    %wait E_0x56246cadc0c0;
    %load/vec4 v0x56246cafa900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56246cafa9a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56246cafa470_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56246cafac80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56246cafad60_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x56246cafa820_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56246cafa470_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v0x56246cafa9a0_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x56246cafac80_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x56246cafac80_0, 0;
    %load/vec4 v0x56246cafa820_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x56246cafa820_0, 0;
T_2.2 ;
    %load/vec4 v0x56246cafa470_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_2.5, 5;
    %load/vec4 v0x56246cafa470_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x56246cafa470_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x56246cafa9a0_0;
    %pad/u 32;
    %cmpi/u 479, 0, 32;
    %jmp/0xz  T_2.7, 5;
    %load/vec4 v0x56246cafad60_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56246cafad60_0, 0;
T_2.7 ;
    %load/vec4 v0x56246cafa9a0_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v0x56246cafa9a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x56246cafa9a0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56246cafa9a0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x56246cafa820_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56246cafad60_0, 0;
T_2.10 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56246cafa470_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56246cafac80_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56246cad9980;
T_3 ;
    %wait E_0x56246cadbde0;
    %load/vec4 v0x56246caf52c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56246caf5460_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x56246caa4b30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56246caf5380_0;
    %assign/vec4 v0x56246caf5460_0, 0;
    %load/vec4 v0x56246caa4cc0_0;
    %assign/vec4 v0x56246caa4b30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56246cad9980;
T_4 ;
Ewait_0 .event/or E_0x56246ca57b10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x56246caf5460_0;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %load/vec4 v0x56246caa4b30_0;
    %store/vec4 v0x56246caa4cc0_0, 0, 19;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56246caf5540_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf5700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf58c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246cad6cb0_0, 0, 1;
    %load/vec4 v0x56246caf5460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x56246caf5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56246caa4cc0_0, 0, 19;
    %load/vec4 v0x56246caa4cc0_0;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
T_4.9 ;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x56246caa4b30_0;
    %pad/u 32;
    %cmpi/e 307200, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x56246cad23a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %load/vec4 v0x56246caa4b30_0;
    %addi 1, 0, 19;
    %store/vec4 v0x56246caa4cc0_0, 0, 19;
    %load/vec4 v0x56246caa4cc0_0;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x56246caa4cc0_0;
    %pad/u 32;
    %addi 640, 0, 32;
    %pad/u 19;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
T_4.14 ;
T_4.12 ;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x56246caa4b30_0;
    %pad/u 32;
    %addi 640, 0, 32;
    %cmpi/u 307200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.15, 5;
    %load/vec4 v0x56246caa4b30_0;
    %addi 1, 0, 19;
    %store/vec4 v0x56246caa4cc0_0, 0, 19;
    %load/vec4 v0x56246caa4cc0_0;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x56246cad23a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %load/vec4 v0x56246caa4cc0_0;
    %pad/u 32;
    %subi 4294966657, 0, 32;
    %pad/u 19;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x56246caa4b30_0;
    %pad/u 32;
    %addi 640, 0, 32;
    %pad/u 19;
    %store/vec4 v0x56246caf5540_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf5700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf58c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
T_4.18 ;
T_4.16 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x56246cad23a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.19, 4;
    %load/vec4 v0x56246caa4cc0_0;
    %pad/u 32;
    %addi 641, 0, 32;
    %pad/u 19;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v0x56246caa4b30_0;
    %pad/u 32;
    %subi 4294966657, 0, 32;
    %pad/u 19;
    %store/vec4 v0x56246caf5540_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf5700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf58c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
T_4.20 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x56246cad23a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0x56246caa4b30_0;
    %addi 1, 0, 19;
    %store/vec4 v0x56246caa4cc0_0, 0, 19;
    %load/vec4 v0x56246caa4cc0_0;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x56246caa4b30_0;
    %pad/u 32;
    %addi 641, 0, 32;
    %pad/u 19;
    %store/vec4 v0x56246caf5540_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf5700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf58c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
T_4.22 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x56246caa4b30_0;
    %addi 1, 0, 19;
    %store/vec4 v0x56246caa4cc0_0, 0, 19;
    %load/vec4 v0x56246caa4cc0_0;
    %store/vec4 v0x56246cad2470_0, 0, 19;
    %load/vec4 v0x56246caa4b30_0;
    %store/vec4 v0x56246caf5540_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf5700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf58c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 320, 0, 19;
    %store/vec4 v0x56246caf5540_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf5700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf58c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246cad6cb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56246caf5380_0, 0, 3;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56246cada6b0;
T_5 ;
    %wait E_0x56246cadbde0;
    %load/vec4 v0x56246caf6180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56246caf62c0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x56246caf69b0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x56246caf6460_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56246caf6220_0;
    %assign/vec4 v0x56246caf62c0_0, 0;
    %load/vec4 v0x56246caf6700_0;
    %assign/vec4 v0x56246caf69b0_0, 0;
    %load/vec4 v0x56246caf6380_0;
    %assign/vec4 v0x56246caf6460_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56246cada6b0;
T_6 ;
Ewait_1 .event/or E_0x56246ca72300, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x56246caf62c0_0;
    %store/vec4 v0x56246caf6220_0, 0, 3;
    %load/vec4 v0x56246caf69b0_0;
    %store/vec4 v0x56246caf6700_0, 0, 19;
    %load/vec4 v0x56246caf6460_0;
    %store/vec4 v0x56246caf6380_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf5c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf6a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246caf6c50_0, 0, 1;
    %load/vec4 v0x56246caf62c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56246caf6220_0, 0, 3;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56246caf6380_0, 0, 19;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf5c20_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56246caf6220_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x56246caf6460_0;
    %addi 1, 0, 19;
    %store/vec4 v0x56246caf6380_0, 0, 19;
    %load/vec4 v0x56246caf5b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56246caf6220_0, 0, 3;
T_6.6 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x56246caf6460_0;
    %pad/u 32;
    %cmpi/e 400000, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56246caf6380_0, 0, 19;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56246caf6700_0, 0, 19;
    %load/vec4 v0x56246caf6700_0;
    %store/vec4 v0x56246caf5d60_0, 0, 19;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56246caf6220_0, 0, 3;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x56246caf6460_0;
    %addi 1, 0, 19;
    %store/vec4 v0x56246caf6380_0, 0, 19;
T_6.9 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x56246caf69b0_0;
    %pad/u 32;
    %cmpi/e 307200, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56246caf6700_0, 0, 19;
    %load/vec4 v0x56246caf6700_0;
    %store/vec4 v0x56246caf5d60_0, 0, 19;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x56246caf6220_0, 0, 3;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x56246caf69b0_0;
    %addi 1, 0, 19;
    %store/vec4 v0x56246caf6700_0, 0, 19;
    %load/vec4 v0x56246caf6700_0;
    %store/vec4 v0x56246caf5d60_0, 0, 19;
    %load/vec4 v0x56246caf5ea0_0;
    %store/vec4 v0x56246caf6a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246caf6c50_0, 0, 1;
T_6.11 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56246cafaf40;
T_7 ;
    %vpi_call/w 10 23 "$readmemb", "./mem/vram.mem", v0x56246cafb4c0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56246cafaf40;
T_8 ;
    %wait E_0x56246caf72f0;
    %load/vec4 v0x56246cafbcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x56246cafbc30_0;
    %load/vec4 v0x56246cafbb70_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56246cafb4c0, 0, 4;
T_8.0 ;
    %load/vec4 v0x56246cafb580_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x56246cafb4c0, 4;
    %assign/vec4 v0x56246cafb8a0_0, 0;
    %load/vec4 v0x56246cafb680_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x56246cafb4c0, 4;
    %assign/vec4 v0x56246cafba90_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56246caf6f50;
T_9 ;
    %vpi_call/w 7 23 "$readmemb", "./mem/vram.mem", v0x56246caf7480 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x56246caf6f50;
T_10 ;
    %wait E_0x56246caf72f0;
    %load/vec4 v0x56246caf79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x56246caf78d0_0;
    %load/vec4 v0x56246caf77e0_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56246caf7480, 0, 4;
T_10.0 ;
    %load/vec4 v0x56246caf7540_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x56246caf7480, 4;
    %assign/vec4 v0x56246caf7610_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56246cad17d0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x56246cafd740_0;
    %inv;
    %store/vec4 v0x56246cafd740_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56246cad17d0;
T_12 ;
    %vpi_call/w 3 31 "$dumpfile", "falling_sand_game_top.fst" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56246cad8c50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246cafd740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56246cafd8c0_0, 0, 1;
    %wait E_0x56246ca72040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56246cafd8c0_0, 0, 1;
    %pushi/vec4 1700000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56246ca72040;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/falling_sand_game_top_tb.sv";
    "hdl/falling_sand_game_top.sv";
    "hdl/game_state_controller.sv";
    "hdl/cells_next_state.sv";
    "hdl/register_file.sv";
    "hdl/sync_pulse_generator.sv";
    "hdl/clk_25MHz.sv";
    "hdl/register_file_dual_port_read.sv";
