<profile>

<section name = "Vivado HLS Report for 'Loop_g1_proc'" level="0">
<item name = "Date">Tue Jul 14 13:29:09 2020
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">ALG</item>
<item name = "Solution">solution22</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.62, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">114745, 114745, 114745, 114745, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_goertzelInterno_simp_fu_79">goertzelInterno_simp, 14340, 14340, 14340, 14340, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- g1">114744, 114744, 14343, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 19</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 16, 1161, 1176</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 87</column>
<column name="Register">-, -, 49, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_goertzelInterno_simp_fu_79">goertzelInterno_simp, 0, 16, 1161, 1176</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_1_fu_97_p2">+, 0, 0, 13, 4, 1</column>
<column name="start_write">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_91_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="aux_array_V_read">9, 2, 1, 2</column>
<column name="j_reg_67">9, 2, 4, 8</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="y_V_blk_n">9, 2, 1, 2</column>
<column name="y_V_din">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_grp_goertzelInterno_simp_fu_79_ap_start">1, 0, 1, 0</column>
<column name="j_1_reg_115">4, 0, 4, 0</column>
<column name="j_reg_67">4, 0, 4, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="vectorAuxiliar_1_V_reg_120">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_g1_proc, return value</column>
<column name="aux_array_V_dout">in, 32, ap_fifo, aux_array_V, pointer</column>
<column name="aux_array_V_empty_n">in, 1, ap_fifo, aux_array_V, pointer</column>
<column name="aux_array_V_read">out, 1, ap_fifo, aux_array_V, pointer</column>
<column name="y_V_din">out, 32, ap_fifo, y_V, pointer</column>
<column name="y_V_full_n">in, 1, ap_fifo, y_V, pointer</column>
<column name="y_V_write">out, 1, ap_fifo, y_V, pointer</column>
</table>
</item>
</section>
</profile>
