`- We have vector operations available to us in [[Verilog]]

|     |     |
| --- | --- |
| +   |     |
| -   |     |
| x   |     |
| /   |     |
| %   |     |
