<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/COMMON/Appnotes/Layout_Guide/xtalk_sas4_pcie4/?><?path2project ..\..\..\..\out\diffed\pdf\?><?path2project-uri ../../../../out/diffed/pdf/?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="base" id="xtalk_sas4_pcie4_pcie4_nx2_use_case" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="title:1;14:26">PCIe Gen 4 x2 and x1 Bifurcation Use Case</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="body:1;17:24">
      <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="note:1;21:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="p:1;24:24">Source material: <xref href="http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=449348" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="xref:1;28:33"><?ditaot usertext?>http://bby1dms01.pmc-sierra.internal/docmgmt/fileinfo.cfm?file_id=449348 </xref>
         </p>
      </note>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="p:2;33:21">In this use case the most pessimistic arrangement is for 2 sets of x1 or x2 aggressor ports to flank a single x1 or x2 victim. In addition to this, the victim port is routed over a long channel while the aggressors are routed over short channels.</p>
      <fig id="fig_PCIe4_Nx2_use_case_7jtjbgy8u" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="fig:1;37:25">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="title:2;40:32">PCIe Gen 4 x2 and x1 bifurcation use case</title>
         <image href="graphics/generic_xtalk_guidance_pcie4_x2_application.png" width="5in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="image:1;46:33"/>
      </fig>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="p:3;50:21">For x2 ports, there are 4 consolidated groups of 2 lanes within an 8 lane PCIE4 RX cluster, as shown in<xref href="#xtalk_sas4_pcie4_pcie4_nx2_use_case/fig_PCIe4_Nx2_use_case_coupling_8jtjbique" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="xref:2;53:30" type="fig"><?ditaot gentext?>Figure 2</xref> . In this case, Microchip recommends increasing the insertion loss of the shorter channels to reduce crosstalk.</p>
      <fig id="fig_PCIe4_Nx2_use_case_coupling_8jtjbique" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="fig:2;57:25">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="title:3;60:32">PCIe Gen 4 x2 bifurcation use case coupling</title>
         <image href="graphics/generic_xtalk_guidance_pcie4_x2.png" width="5in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="image:2;66:33"/>
      </fig>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="p:4;70:21">For x1 ports, there are 8 consolidated groups of 1 lane within an 8 lane PCIE4 RX cluster, a long victim can have a short victim on both sides as shown in <xref href="#xtalk_sas4_pcie4_pcie4_nx2_use_case/fig_PCIe4_Nx1_use_case_coupling_9jtjbo57i" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="xref:3;73:30" type="fig"><?ditaot gentext?>Figure 3</xref>. In this case, Microchip recommends limiting the insertion loss of the shorter channels to reduce crosstalk.</p>
      <fig id="fig_PCIe4_Nx1_use_case_coupling_9jtjbo57i" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="fig:3;77:25">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="title:4;80:32">PCIe Gen 4 x1 bifurcation use case coupling</title>
         <image href="graphics/generic_xtalk_guidance_pcie4_x1.png" width="5in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\xtalk_sas4_pcie4\xtalk_sas4_pcie4_pcie4_nx2_use_case.xml" xtrc="image:3;86:33"/>
      </fig>
   </body>
</topic>