Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 17:14:15 2024
| Host         : eecs-digital-06 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/n_m_bram_A_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/product_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 4.911ns (67.332%)  route 2.383ns (32.668%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4162, unplaced)      0.584     2.920    expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/n_m_bram_A_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/n_m_bram_A_addr_reg[5]/Q
                         net (fo=9, unplaced)         1.006     4.382    expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/n_m_bram_A_addr_reg_n_0_[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.677 r  expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/product0_i_16__1/O
                         net (fo=34, unplaced)        0.522     5.199    expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/n_m_bram/product_reg
                         LUT4 (Prop_lut4_I0_O)        0.124     5.323 r  expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/n_m_bram/product0__0_i_1__1/O
                         net (fo=1, unplaced)         0.800     6.123    expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/n_m_bram_A_read_data_block[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036    10.159 r  expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/product0__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055    10.214    expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/product0__0_n_153
                         DSP48E1                                      r  expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/product_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4162, unplaced)      0.439    12.660    expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/clk_100mhz_IBUF_BUFG
                         DSP48E1                                      r  expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/product_reg__0/CLK
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.340    expo/result_computer/montgomery_squarer_stream_inst/squarer_stream_reducer/multiplier_m_times_N/product_reg__0
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  1.126    




