// Seed: 1621844515
module module_0;
  wire id_2;
  supply0 id_3;
  assign id_1 = (1);
  assign id_1 = 1;
  assign module_1.id_0 = 0;
  integer id_4;
  wire id_5;
  assign id_1 = id_1 - id_3 ? 1 : 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7
);
  assign id_4 = id_7;
  supply1 id_9 = id_0;
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
