// Seed: 1181316601
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1._id_0 = 0;
  real id_9;
  parameter id_10 = 1;
  parameter id_11 = ~-1;
  assign id_6 = -1;
  parameter id_12 = id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_1 = 32'd68,
    parameter id_4 = 32'd40
) (
    input uwire   _id_0,
    input supply0 _id_1
);
  wire id_3, _id_4;
  assign id_4 = id_1;
  logic [7:0][id_0  *  id_4  +  id_1 : 1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_5[1] = -1;
endmodule
