{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1408805484502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1408805484502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 00:51:24 2014 " "Processing started: Sun Aug 24 00:51:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1408805484502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1408805484502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1408805484502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1408805484765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484823 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(30) " "Verilog HDL warning at EX_ALU.v(30): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1408805484824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805484824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805484824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1408805484824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1408805484867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484873 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 1023 IF_Instruction_Memory.v(13) " "Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (5) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1408805484878 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408805484910 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408805484910 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408805484910 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484918 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 ID_Registers.v(18) " "Verilog HDL warning at ID_Registers.v(18): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1408805484919 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(21) " "Verilog HDL or VHDL warning at the ID_Registers.v(21): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1408805484919 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(26) " "Verilog HDL or VHDL warning at the ID_Registers.v(26): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1408805484919 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Shift_Left_2 EX_Shift_Left_2:EX_Shift_Left_2 " "Elaborating entity \"EX_Shift_Left_2\" for hierarchy \"EX_Shift_Left_2:EX_Shift_Left_2\"" {  } { { "MIPS32.v" "EX_Shift_Left_2" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_PC_Add EX_PC_Add:EX_PC_Add " "Elaborating entity \"EX_PC_Add\" for hierarchy \"EX_PC_Add:EX_PC_Add\"" {  } { { "MIPS32.v" "EX_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "MIPS32.v" "EX_ALU_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "MIPS32.v" "EX_ALU" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "MIPS32.v" "EX_ALU_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484929 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Control_EX EX_ALU_Control.v(34) " "Verilog HDL Always Construct warning at EX_ALU_Control.v(34): inferring latch(es) for variable \"ALU_Control_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1408805484929 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[0\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[0\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805484929 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[1\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[1\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805484929 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[2\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[2\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805484929 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[3\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[3\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1408805484929 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "MIPS32.v" "EX_Dest_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "MIPS32.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408805484931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[0\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[0\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1408805485093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[1\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[1\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1408805485093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[2\] " "LATCH primitive \"EX_ALU_Control:EX_ALU_Control\|ALU_Control_EX\[2\]\" is permanently enabled" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1408805485093 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred dual-clock RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1408805485109 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred dual-clock RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1408805485109 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1408805485139 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1408805485224 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID_Registers:ID_Registers\|Register_File_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter INIT_FILE set to db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1408805485224 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1408805485224 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1408805485224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1408805485265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1408805485265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvh1 " "Found entity 1: altsyncram_fvh1" {  } { { "db/altsyncram_fvh1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_fvh1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805485306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805485306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pk1 " "Found entity 1: altsyncram_2pk1" {  } { { "db/altsyncram_2pk1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_2pk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408805485352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408805485352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1408805485362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408805485362 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1408805485362 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1408805485534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_Plus_4_EX\[0\] GND " "Pin \"PC_Plus_4_EX\[0\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|PC_Plus_4_EX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_Plus_4_EX\[1\] GND " "Pin \"PC_Plus_4_EX\[1\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|PC_Plus_4_EX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[0\] GND " "Pin \"Instruction_EX\[0\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[1\] GND " "Pin \"Instruction_EX\[1\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[4\] GND " "Pin \"Instruction_EX\[4\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[6\] GND " "Pin \"Instruction_EX\[6\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[7\] GND " "Pin \"Instruction_EX\[7\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[8\] GND " "Pin \"Instruction_EX\[8\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[9\] GND " "Pin \"Instruction_EX\[9\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[10\] GND " "Pin \"Instruction_EX\[10\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[13\] GND " "Pin \"Instruction_EX\[13\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[14\] GND " "Pin \"Instruction_EX\[14\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[15\] GND " "Pin \"Instruction_EX\[15\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[19\] GND " "Pin \"Instruction_EX\[19\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[20\] GND " "Pin \"Instruction_EX\[20\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[24\] GND " "Pin \"Instruction_EX\[24\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_EX\[30\] GND " "Pin \"Instruction_EX\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Instruction_EX[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_Register_MEM\[3\] GND " "Pin \"Write_Register_MEM\[3\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Write_Register_MEM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Write_Register_MEM\[4\] GND " "Pin \"Write_Register_MEM\[4\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1408805485618 "|MIPS32|Write_Register_MEM[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1408805485618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg " "Generated suppressed messages file C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1408805485760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1408805485901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1408805485901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "656 " "Implemented 656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1408805485964 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1408805485964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1408805485964 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1408805485964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1408805485964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1408805485980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 00:51:25 2014 " "Processing ended: Sun Aug 24 00:51:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1408805485980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1408805485980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1408805485980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408805485980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1408805486716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1408805486716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 00:51:26 2014 " "Processing started: Sun Aug 24 00:51:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1408805486716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1408805486716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1408805486716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1408805486795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS32 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MIPS32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1408805486818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1408805486838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1408805486838 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1408805486885 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1408805487273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1408805487273 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1408805487273 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 3041 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1408805487274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 3042 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1408805487274 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 3043 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1408805487274 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1408805487274 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1408805487278 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "No exact pin location assignment(s) for 148 pins of 148 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[0\] " "Pin PC_Plus_4_EX\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[1\] " "Pin PC_Plus_4_EX\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[2\] " "Pin PC_Plus_4_EX\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[3\] " "Pin PC_Plus_4_EX\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[4\] " "Pin PC_Plus_4_EX\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[5\] " "Pin PC_Plus_4_EX\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[6\] " "Pin PC_Plus_4_EX\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[7\] " "Pin PC_Plus_4_EX\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[8\] " "Pin PC_Plus_4_EX\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[9\] " "Pin PC_Plus_4_EX\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[10\] " "Pin PC_Plus_4_EX\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[11\] " "Pin PC_Plus_4_EX\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[12\] " "Pin PC_Plus_4_EX\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[13\] " "Pin PC_Plus_4_EX\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[14\] " "Pin PC_Plus_4_EX\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[15\] " "Pin PC_Plus_4_EX\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[16\] " "Pin PC_Plus_4_EX\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[17\] " "Pin PC_Plus_4_EX\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[18\] " "Pin PC_Plus_4_EX\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[19\] " "Pin PC_Plus_4_EX\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[20\] " "Pin PC_Plus_4_EX\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[21\] " "Pin PC_Plus_4_EX\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[22\] " "Pin PC_Plus_4_EX\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[23\] " "Pin PC_Plus_4_EX\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[24\] " "Pin PC_Plus_4_EX\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[25\] " "Pin PC_Plus_4_EX\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[26\] " "Pin PC_Plus_4_EX\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[27\] " "Pin PC_Plus_4_EX\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[28\] " "Pin PC_Plus_4_EX\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[29\] " "Pin PC_Plus_4_EX\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[30\] " "Pin PC_Plus_4_EX\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Plus_4_EX\[31\] " "Pin PC_Plus_4_EX\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PC_Plus_4_EX[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 28 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Plus_4_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[0\] " "Pin Instruction_EX\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[1\] " "Pin Instruction_EX\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[2\] " "Pin Instruction_EX\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[3\] " "Pin Instruction_EX\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[4\] " "Pin Instruction_EX\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[5\] " "Pin Instruction_EX\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[6\] " "Pin Instruction_EX\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[7\] " "Pin Instruction_EX\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[8\] " "Pin Instruction_EX\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[9\] " "Pin Instruction_EX\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[10\] " "Pin Instruction_EX\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[11\] " "Pin Instruction_EX\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[12\] " "Pin Instruction_EX\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[13\] " "Pin Instruction_EX\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[14\] " "Pin Instruction_EX\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[15\] " "Pin Instruction_EX\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[16\] " "Pin Instruction_EX\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[17\] " "Pin Instruction_EX\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[18\] " "Pin Instruction_EX\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[19\] " "Pin Instruction_EX\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[20\] " "Pin Instruction_EX\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[21\] " "Pin Instruction_EX\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[22\] " "Pin Instruction_EX\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[23\] " "Pin Instruction_EX\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[24\] " "Pin Instruction_EX\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[25\] " "Pin Instruction_EX\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[26\] " "Pin Instruction_EX\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[27\] " "Pin Instruction_EX\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[28\] " "Pin Instruction_EX\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[29\] " "Pin Instruction_EX\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[30\] " "Pin Instruction_EX\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_EX\[31\] " "Pin Instruction_EX\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_EX[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 29 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite_MEM " "Pin RegWrite_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { RegWrite_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 31 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemtoReg_MEM " "Pin MemtoReg_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemtoReg_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 32 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemtoReg_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_MEM " "Pin Branch_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Branch_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 34 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemRead_MEM " "Pin MemRead_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemRead_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 35 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite_MEM " "Pin MemWrite_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemWrite_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 36 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_MEM " "Pin Zero_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Zero_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 38 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[0\] " "Pin ALU_Result_MEM\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[1\] " "Pin ALU_Result_MEM\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[2\] " "Pin ALU_Result_MEM\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[3\] " "Pin ALU_Result_MEM\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[4\] " "Pin ALU_Result_MEM\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[5\] " "Pin ALU_Result_MEM\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[6\] " "Pin ALU_Result_MEM\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[7\] " "Pin ALU_Result_MEM\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[8\] " "Pin ALU_Result_MEM\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[9\] " "Pin ALU_Result_MEM\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[10\] " "Pin ALU_Result_MEM\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[11\] " "Pin ALU_Result_MEM\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[12\] " "Pin ALU_Result_MEM\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[13\] " "Pin ALU_Result_MEM\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[14\] " "Pin ALU_Result_MEM\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[15\] " "Pin ALU_Result_MEM\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[16\] " "Pin ALU_Result_MEM\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[17\] " "Pin ALU_Result_MEM\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[18\] " "Pin ALU_Result_MEM\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[19\] " "Pin ALU_Result_MEM\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[20\] " "Pin ALU_Result_MEM\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[21\] " "Pin ALU_Result_MEM\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[22\] " "Pin ALU_Result_MEM\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[23\] " "Pin ALU_Result_MEM\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[24\] " "Pin ALU_Result_MEM\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[25\] " "Pin ALU_Result_MEM\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[26\] " "Pin ALU_Result_MEM\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[27\] " "Pin ALU_Result_MEM\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[28\] " "Pin ALU_Result_MEM\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[29\] " "Pin ALU_Result_MEM\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[30\] " "Pin ALU_Result_MEM\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_MEM\[31\] " "Pin ALU_Result_MEM\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_MEM[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 39 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MEM " "Pin Write_Data_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 40 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_MEM\[0\] " "Pin Write_Register_MEM\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_MEM[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_MEM\[1\] " "Pin Write_Register_MEM\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_MEM[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_MEM\[2\] " "Pin Write_Register_MEM\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_MEM[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_MEM\[3\] " "Pin Write_Register_MEM\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_MEM[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_MEM\[4\] " "Pin Write_Register_MEM\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_MEM[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 43 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 22 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCSrc_MEM " "Pin PCSrc_MEM not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { PCSrc_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 26 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCSrc_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite_WB " "Pin RegWrite_WB not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { RegWrite_WB } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 25 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite_WB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_WB\[4\] " "Pin Write_Register_WB\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_WB[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 23 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_WB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_WB\[0\] " "Pin Write_Register_WB\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_WB[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 23 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_WB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 25 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_WB\[1\] " "Pin Write_Register_WB\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_WB[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 23 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_WB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 26 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_WB\[2\] " "Pin Write_Register_WB\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_WB[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 23 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_WB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 27 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Register_WB\[3\] " "Pin Write_Register_WB\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Register_WB[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 23 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Register_WB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 28 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[6\] " "Pin Write_Data_WB\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 36 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[5\] " "Pin Write_Data_WB\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 35 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[4\] " "Pin Write_Data_WB\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 34 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[3\] " "Pin Write_Data_WB\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 33 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[2\] " "Pin Write_Data_WB\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 32 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[1\] " "Pin Write_Data_WB\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 31 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[0\] " "Pin Write_Data_WB\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 30 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[14\] " "Pin Write_Data_WB\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 44 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[13\] " "Pin Write_Data_WB\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 43 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[12\] " "Pin Write_Data_WB\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 42 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[11\] " "Pin Write_Data_WB\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 41 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[10\] " "Pin Write_Data_WB\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 40 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[9\] " "Pin Write_Data_WB\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 39 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[8\] " "Pin Write_Data_WB\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 38 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[7\] " "Pin Write_Data_WB\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 37 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[15\] " "Pin Write_Data_WB\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 45 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[24\] " "Pin Write_Data_WB\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[23\] " "Pin Write_Data_WB\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 53 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[22\] " "Pin Write_Data_WB\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[21\] " "Pin Write_Data_WB\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 51 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[20\] " "Pin Write_Data_WB\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[19\] " "Pin Write_Data_WB\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[18\] " "Pin Write_Data_WB\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[17\] " "Pin Write_Data_WB\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[16\] " "Pin Write_Data_WB\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[26\] " "Pin Write_Data_WB\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[25\] " "Pin Write_Data_WB\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 55 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[27\] " "Pin Write_Data_WB\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 57 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[28\] " "Pin Write_Data_WB\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[29\] " "Pin Write_Data_WB\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[30\] " "Pin Write_Data_WB\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_WB\[31\] " "Pin Write_Data_WB\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_WB[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 24 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_WB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1408805487398 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1408805487398 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS32.sdc " "Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1408805487478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1408805487479 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1408805487492 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1408805487492 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1408805487492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1408805487492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          Clk " "   1.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1408805487492 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1408805487492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1408805487531 ""}  } { { "d:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 22 0 0 } } { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1408805487531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1408805487631 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1408805487632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1408805487632 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1408805487633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1408805487635 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1408805487635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1408805487656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1408805487657 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1408805487657 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 3.3V 39 108 0 " "Number of I/O pins in group: 147 (unused VREF, 3.3V VCCIO, 39 input, 108 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1408805487658 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1408805487658 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1408805487658 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1408805487660 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1408805487660 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1408805487660 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1408805487753 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1408805487753 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1408805487766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1408805488392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1408805488553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1408805488558 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1408805489769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1408805489769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1408805490230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1408805490986 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1408805490986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1408805491541 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1408805491566 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "108 " "Found 108 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[0\] 0 " "Pin \"PC_Plus_4_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[1\] 0 " "Pin \"PC_Plus_4_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[2\] 0 " "Pin \"PC_Plus_4_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[3\] 0 " "Pin \"PC_Plus_4_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[4\] 0 " "Pin \"PC_Plus_4_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[5\] 0 " "Pin \"PC_Plus_4_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[6\] 0 " "Pin \"PC_Plus_4_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[7\] 0 " "Pin \"PC_Plus_4_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[8\] 0 " "Pin \"PC_Plus_4_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[9\] 0 " "Pin \"PC_Plus_4_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[10\] 0 " "Pin \"PC_Plus_4_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[11\] 0 " "Pin \"PC_Plus_4_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[12\] 0 " "Pin \"PC_Plus_4_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[13\] 0 " "Pin \"PC_Plus_4_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[14\] 0 " "Pin \"PC_Plus_4_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[15\] 0 " "Pin \"PC_Plus_4_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[16\] 0 " "Pin \"PC_Plus_4_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[17\] 0 " "Pin \"PC_Plus_4_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[18\] 0 " "Pin \"PC_Plus_4_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[19\] 0 " "Pin \"PC_Plus_4_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[20\] 0 " "Pin \"PC_Plus_4_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[21\] 0 " "Pin \"PC_Plus_4_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[22\] 0 " "Pin \"PC_Plus_4_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[23\] 0 " "Pin \"PC_Plus_4_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[24\] 0 " "Pin \"PC_Plus_4_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[25\] 0 " "Pin \"PC_Plus_4_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[26\] 0 " "Pin \"PC_Plus_4_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[27\] 0 " "Pin \"PC_Plus_4_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[28\] 0 " "Pin \"PC_Plus_4_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[29\] 0 " "Pin \"PC_Plus_4_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[30\] 0 " "Pin \"PC_Plus_4_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_Plus_4_EX\[31\] 0 " "Pin \"PC_Plus_4_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[0\] 0 " "Pin \"Instruction_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[1\] 0 " "Pin \"Instruction_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[2\] 0 " "Pin \"Instruction_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[3\] 0 " "Pin \"Instruction_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[4\] 0 " "Pin \"Instruction_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[5\] 0 " "Pin \"Instruction_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[6\] 0 " "Pin \"Instruction_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[7\] 0 " "Pin \"Instruction_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[8\] 0 " "Pin \"Instruction_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[9\] 0 " "Pin \"Instruction_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[10\] 0 " "Pin \"Instruction_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[11\] 0 " "Pin \"Instruction_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[12\] 0 " "Pin \"Instruction_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[13\] 0 " "Pin \"Instruction_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[14\] 0 " "Pin \"Instruction_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[15\] 0 " "Pin \"Instruction_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[16\] 0 " "Pin \"Instruction_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[17\] 0 " "Pin \"Instruction_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[18\] 0 " "Pin \"Instruction_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[19\] 0 " "Pin \"Instruction_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[20\] 0 " "Pin \"Instruction_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[21\] 0 " "Pin \"Instruction_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[22\] 0 " "Pin \"Instruction_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[23\] 0 " "Pin \"Instruction_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[24\] 0 " "Pin \"Instruction_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[25\] 0 " "Pin \"Instruction_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[26\] 0 " "Pin \"Instruction_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[27\] 0 " "Pin \"Instruction_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[28\] 0 " "Pin \"Instruction_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[29\] 0 " "Pin \"Instruction_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[30\] 0 " "Pin \"Instruction_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_EX\[31\] 0 " "Pin \"Instruction_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWrite_MEM 0 " "Pin \"RegWrite_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemtoReg_MEM 0 " "Pin \"MemtoReg_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_MEM 0 " "Pin \"Branch_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemRead_MEM 0 " "Pin \"MemRead_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWrite_MEM 0 " "Pin \"MemWrite_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero_MEM 0 " "Pin \"Zero_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[0\] 0 " "Pin \"ALU_Result_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[1\] 0 " "Pin \"ALU_Result_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[2\] 0 " "Pin \"ALU_Result_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[3\] 0 " "Pin \"ALU_Result_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[4\] 0 " "Pin \"ALU_Result_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[5\] 0 " "Pin \"ALU_Result_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[6\] 0 " "Pin \"ALU_Result_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[7\] 0 " "Pin \"ALU_Result_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[8\] 0 " "Pin \"ALU_Result_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[9\] 0 " "Pin \"ALU_Result_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[10\] 0 " "Pin \"ALU_Result_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[11\] 0 " "Pin \"ALU_Result_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[12\] 0 " "Pin \"ALU_Result_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[13\] 0 " "Pin \"ALU_Result_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[14\] 0 " "Pin \"ALU_Result_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[15\] 0 " "Pin \"ALU_Result_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[16\] 0 " "Pin \"ALU_Result_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[17\] 0 " "Pin \"ALU_Result_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[18\] 0 " "Pin \"ALU_Result_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[19\] 0 " "Pin \"ALU_Result_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[20\] 0 " "Pin \"ALU_Result_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[21\] 0 " "Pin \"ALU_Result_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[22\] 0 " "Pin \"ALU_Result_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[23\] 0 " "Pin \"ALU_Result_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[24\] 0 " "Pin \"ALU_Result_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[25\] 0 " "Pin \"ALU_Result_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[26\] 0 " "Pin \"ALU_Result_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[27\] 0 " "Pin \"ALU_Result_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[28\] 0 " "Pin \"ALU_Result_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[29\] 0 " "Pin \"ALU_Result_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[30\] 0 " "Pin \"ALU_Result_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_MEM\[31\] 0 " "Pin \"ALU_Result_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MEM 0 " "Pin \"Write_Data_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_MEM\[0\] 0 " "Pin \"Write_Register_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_MEM\[1\] 0 " "Pin \"Write_Register_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_MEM\[2\] 0 " "Pin \"Write_Register_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_MEM\[3\] 0 " "Pin \"Write_Register_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Register_MEM\[4\] 0 " "Pin \"Write_Register_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1408805491577 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1408805491577 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1408805491686 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1408805491720 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1408805491840 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1408805492134 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1408805492271 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1408805492272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg " "Generated suppressed messages file C:/Users/Frank-Desktop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1408805492408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 431 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 431 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1408805492569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 00:51:32 2014 " "Processing ended: Sun Aug 24 00:51:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1408805492569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1408805492569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1408805492569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408805492569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1408805493354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1408805493354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 00:51:33 2014 " "Processing started: Sun Aug 24 00:51:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1408805493354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1408805493354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1408805493354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1408805493426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1408805493426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 00:51:33 2014 " "Processing started: Sun Aug 24 00:51:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1408805493426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1408805493426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1408805493426 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1408805493470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1408805493567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1408805493597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1408805493597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS32.sdc " "Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1408805493686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1408805493687 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1408805493688 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1408805493688 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1408805493696 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1408805493708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1408805493719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.944 " "Worst-case setup slack is -5.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.944      -785.765 Clk  " "   -5.944      -785.765 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1408805493720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.517 " "Worst-case hold slack is 0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 Clk  " "    0.517         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1408805493723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1408805493725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1408805493726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -995.340 Clk  " "   -1.880      -995.340 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1408805493728 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1408805493794 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1408805493795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1408805493822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.296 " "Worst-case setup slack is -2.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296      -316.088 Clk  " "   -2.296      -316.088 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1408805493824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.238 " "Worst-case hold slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 Clk  " "    0.238         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1408805493829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1408805493831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1408805493834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -995.340 Clk  " "   -1.880      -995.340 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1408805493837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1408805493837 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1408805493899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1408805493920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1408805493920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1408805493975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 00:51:33 2014 " "Processing ended: Sun Aug 24 00:51:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1408805493975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1408805493975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1408805493975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408805493975 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1408805494381 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1408805494414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1408805494773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 00:51:34 2014 " "Processing ended: Sun Aug 24 00:51:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1408805494773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1408805494773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1408805494773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408805494773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1408805495538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1408805495538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 00:51:35 2014 " "Processing started: Sun Aug 24 00:51:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1408805495538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1408805495538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1408805495538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS32.vo C:/Users/Frank-Desktop/Documents/MIPS32_verilog/simulation/modelsim/ simulation " "Generated file MIPS32.vo in folder \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1408805495847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1408805495878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 00:51:35 2014 " "Processing ended: Sun Aug 24 00:51:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1408805495878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1408805495878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1408805495878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408805495878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1408805496448 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 470 s " "Quartus II Full Compilation was successful. 0 errors, 470 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408805496448 ""}
