(pcb "/home/alexx/repos/semestre_20-1/Microcontroladores/Placas/Placas.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  149860 -76200  189230 -76200  189230 -142240  149860 -142240
            149860 -76200  149860 -76200)
    )
    (plane "Net-(COMM1-Pad1)" (polygon F.Cu 0  189230 -142240  149860 -142240  149860 -76200  189230 -76200))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component LEDs:LED_D5.0mm
      (place D_1 154940 -82550 front 0 (PN LED))
      (place D_2 154940 -90170 front 0 (PN LED))
      (place D_3 154940 -97790 front 0 (PN LED))
      (place D_4 154940 -105410 front 0 (PN LED))
      (place D_5 154940 -113030 front 0 (PN LED))
      (place D_6 154940 -120650 front 0 (PN LED))
      (place D_7 154940 -128270 front 0 (PN LED))
      (place D_8 154940 -135890 front 0 (PN LED))
      (place D_9 77470 -62230 front 0 (PN LED))
      (place D_10 76200 -73660 front 0 (PN LED))
      (place D_11 72390 -44450 front 0 (PN LED))
      (place D_12 66040 -54610 front 0 (PN LED))
      (place D_13 50800 -66040 front 90 (PN LED))
      (place D_14 41910 -43180 front 0 (PN LED))
      (place D_15 62230 -68580 front 0 (PN LED))
      (place D_16 52070 -78740 front 0 (PN LED))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R_1 165100 -91440 front 0 (PN R))
      (place R_2 165100 -96520 front 0 (PN R))
      (place R_3 165100 -101600 front 0 (PN R))
      (place R_4 165100 -106680 front 0 (PN R))
      (place R_5 165100 -111760 front 0 (PN R))
      (place R_6 165100 -116840 front 0 (PN R))
      (place R_7 165100 -121920 front 0 (PN R))
      (place R_8 165100 -127000 front 0 (PN R))
      (place R_9 62230 -132080 front 0 (PN R))
      (place R_10 62230 -135890 front 0 (PN R))
      (place R_11 62230 -139700 front 0 (PN R))
      (place R_12 62230 -143510 front 0 (PN R))
      (place R_13 62230 -147320 front 0 (PN R))
      (place R_14 62230 -151130 front 0 (PN R))
      (place R_15 62230 -154940 front 0 (PN R))
      (place R_16 62230 -158750 front 0 (PN R))
      (place R_17 96520 -54610 front 0 (PN R))
      (place R_18 96520 -59690 front 0 (PN R))
      (place R_19 96520 -64770 front 0 (PN R))
      (place R_20 96520 -69850 front 0 (PN R))
      (place R_21 96520 -74930 front 0 (PN R))
      (place R_22 96520 -80010 front 0 (PN R))
      (place R_23 96520 -85090 front 0 (PN R))
      (place R_24 96520 -90170 front 0 (PN R))
    )
    (component Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (place IN1 182880 -102870 front 0 (PN CONN_01X08))
      (place IN2 81280 -138430 front 0 (PN CONN_01X08))
      (place IN3 121920 -62230 front 0 (PN CONN_01X08))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (place COMM1 182880 -96520 front 0 (PN CONN_01X01))
      (place COMM2 81280 -132080 front 0 (PN CONN_01X01))
      (place COMM3 123190 -54610 front 0 (PN CONN_01X01))
    )
    (component Buttons_Switches_THT:SW_DIP_x8_W7.62mm_Slide
      (place SW1 46990 -135890 front 0 (PN SW_DIP_x08))
    )
  )
  (library
    (image LEDs:LED_D5.0mm
      (outline (path signal 100  3770 0  3647.64 -772.542  3292.54 -1469.46  2739.46 -2022.54
            2042.54 -2377.64  1270 -2500  497.458 -2377.64  -199.463 -2022.54
            -752.542 -1469.46  -1107.64 -772.542  -1230 0  -1107.64 772.542
            -752.542 1469.46  -199.463 2022.54  497.458 2377.64  1270 2500
            2042.54 2377.64  2739.46 2022.54  3292.54 1469.46  3647.64 772.542))
      (outline (path signal 120  3770 0  3647.64 -772.542  3292.54 -1469.46  2739.46 -2022.54
            2042.54 -2377.64  1270 -2500  497.458 -2377.64  -199.463 -2022.54
            -752.542 -1469.46  -1107.64 -772.542  -1230 0  -1107.64 772.542
            -752.542 1469.46  -199.463 2022.54  497.458 2377.64  1270 2500
            2042.54 2377.64  2739.46 2022.54  3292.54 1469.46  3647.64 772.542))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  4500 3250  -1950 3250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -19050))
      (outline (path signal 100  -1270 -19050  1270 -19050))
      (outline (path signal 100  1270 -19050  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -19170))
      (outline (path signal 120  -1390 -19170  1390 -19170))
      (outline (path signal 120  1390 -19170  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -19300))
      (outline (path signal 50  -1600 -19300  1600 -19300))
      (outline (path signal 50  1600 -19300  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  1270 -1270))
      (outline (path signal 100  1270 -1270  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -1390))
      (outline (path signal 120  -1390 -1390  1390 -1390))
      (outline (path signal 120  1390 -1390  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -1600))
      (outline (path signal 50  -1600 -1600  1600 -1600))
      (outline (path signal 50  1600 -1600  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Buttons_Switches_THT:SW_DIP_x8_W7.62mm_Slide
      (outline (path signal 100  -80 2360  8700 2360))
      (outline (path signal 100  8700 2360  8700 -20140))
      (outline (path signal 100  8700 -20140  -1080 -20140))
      (outline (path signal 100  -1080 -20140  -1080 1360))
      (outline (path signal 100  -1080 1360  -80 2360))
      (outline (path signal 100  1780 635  1780 -635))
      (outline (path signal 100  1780 -635  5840 -635))
      (outline (path signal 100  5840 -635  5840 635))
      (outline (path signal 100  5840 635  1780 635))
      (outline (path signal 100  3810 635  3810 -635))
      (outline (path signal 100  1780 -1905  1780 -3175))
      (outline (path signal 100  1780 -3175  5840 -3175))
      (outline (path signal 100  5840 -3175  5840 -1905))
      (outline (path signal 100  5840 -1905  1780 -1905))
      (outline (path signal 100  3810 -1905  3810 -3175))
      (outline (path signal 100  1780 -4445  1780 -5715))
      (outline (path signal 100  1780 -5715  5840 -5715))
      (outline (path signal 100  5840 -5715  5840 -4445))
      (outline (path signal 100  5840 -4445  1780 -4445))
      (outline (path signal 100  3810 -4445  3810 -5715))
      (outline (path signal 100  1780 -6985  1780 -8255))
      (outline (path signal 100  1780 -8255  5840 -8255))
      (outline (path signal 100  5840 -8255  5840 -6985))
      (outline (path signal 100  5840 -6985  1780 -6985))
      (outline (path signal 100  3810 -6985  3810 -8255))
      (outline (path signal 100  1780 -9525  1780 -10795))
      (outline (path signal 100  1780 -10795  5840 -10795))
      (outline (path signal 100  5840 -10795  5840 -9525))
      (outline (path signal 100  5840 -9525  1780 -9525))
      (outline (path signal 100  3810 -9525  3810 -10795))
      (outline (path signal 100  1780 -12065  1780 -13335))
      (outline (path signal 100  1780 -13335  5840 -13335))
      (outline (path signal 100  5840 -13335  5840 -12065))
      (outline (path signal 100  5840 -12065  1780 -12065))
      (outline (path signal 100  3810 -12065  3810 -13335))
      (outline (path signal 100  1780 -14605  1780 -15875))
      (outline (path signal 100  1780 -15875  5840 -15875))
      (outline (path signal 100  5840 -15875  5840 -14605))
      (outline (path signal 100  5840 -14605  1780 -14605))
      (outline (path signal 100  3810 -14605  3810 -15875))
      (outline (path signal 100  1780 -17145  1780 -18415))
      (outline (path signal 100  1780 -18415  5840 -18415))
      (outline (path signal 100  5840 -18415  5840 -17145))
      (outline (path signal 100  5840 -17145  1780 -17145))
      (outline (path signal 100  3810 -17145  3810 -18415))
      (outline (path signal 120  -1200 2480  8820 2480))
      (outline (path signal 120  8820 2480  8820 -20260))
      (outline (path signal 120  8820 -20260  -1200 -20260))
      (outline (path signal 120  -1200 -20260  -1200 -1270))
      (outline (path signal 120  1780 635  1780 -635))
      (outline (path signal 120  1780 -635  5840 -635))
      (outline (path signal 120  5840 -635  5840 635))
      (outline (path signal 120  5840 635  1780 635))
      (outline (path signal 120  3810 635  3810 -635))
      (outline (path signal 120  1780 -1905  1780 -3175))
      (outline (path signal 120  1780 -3175  5840 -3175))
      (outline (path signal 120  5840 -3175  5840 -1905))
      (outline (path signal 120  5840 -1905  1780 -1905))
      (outline (path signal 120  3810 -1905  3810 -3175))
      (outline (path signal 120  1780 -4445  1780 -5715))
      (outline (path signal 120  1780 -5715  5840 -5715))
      (outline (path signal 120  5840 -5715  5840 -4445))
      (outline (path signal 120  5840 -4445  1780 -4445))
      (outline (path signal 120  3810 -4445  3810 -5715))
      (outline (path signal 120  1780 -6985  1780 -8255))
      (outline (path signal 120  1780 -8255  5840 -8255))
      (outline (path signal 120  5840 -8255  5840 -6985))
      (outline (path signal 120  5840 -6985  1780 -6985))
      (outline (path signal 120  3810 -6985  3810 -8255))
      (outline (path signal 120  1780 -9525  1780 -10795))
      (outline (path signal 120  1780 -10795  5840 -10795))
      (outline (path signal 120  5840 -10795  5840 -9525))
      (outline (path signal 120  5840 -9525  1780 -9525))
      (outline (path signal 120  3810 -9525  3810 -10795))
      (outline (path signal 120  1780 -12065  1780 -13335))
      (outline (path signal 120  1780 -13335  5840 -13335))
      (outline (path signal 120  5840 -13335  5840 -12065))
      (outline (path signal 120  5840 -12065  1780 -12065))
      (outline (path signal 120  3810 -12065  3810 -13335))
      (outline (path signal 120  1780 -14605  1780 -15875))
      (outline (path signal 120  1780 -15875  5840 -15875))
      (outline (path signal 120  5840 -15875  5840 -14605))
      (outline (path signal 120  5840 -14605  1780 -14605))
      (outline (path signal 120  3810 -14605  3810 -15875))
      (outline (path signal 120  1780 -17145  1780 -18415))
      (outline (path signal 120  1780 -18415  5840 -18415))
      (outline (path signal 120  5840 -18415  5840 -17145))
      (outline (path signal 120  5840 -17145  1780 -17145))
      (outline (path signal 120  3810 -17145  3810 -18415))
      (outline (path signal 50  -1400 2700  -1400 -20400))
      (outline (path signal 50  -1400 -20400  9000 -20400))
      (outline (path signal 50  9000 -20400  9000 2700))
      (outline (path signal 50  9000 2700  -1400 2700))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(COMM1-Pad1)"
      (pins D_1-1 D_2-1 D_3-1 D_4-1 D_5-1 D_6-1 D_7-1 D_8-1 COMM1-1)
    )
    (net "Net-(D_1-Pad2)"
      (pins D_1-2 R_1-1)
    )
    (net "Net-(D_2-Pad2)"
      (pins D_2-2 R_2-1)
    )
    (net "Net-(D_3-Pad2)"
      (pins D_3-2 R_3-1)
    )
    (net "Net-(D_4-Pad2)"
      (pins D_4-2 R_4-1)
    )
    (net "Net-(D_5-Pad2)"
      (pins D_5-2 R_5-1)
    )
    (net "Net-(D_6-Pad2)"
      (pins D_6-2 R_6-1)
    )
    (net "Net-(D_7-Pad2)"
      (pins D_7-2 R_7-1)
    )
    (net "Net-(D_8-Pad2)"
      (pins D_8-2 R_8-1)
    )
    (net "Net-(IN1-Pad1)"
      (pins R_1-2 IN1-1)
    )
    (net "Net-(IN1-Pad2)"
      (pins R_2-2 IN1-2)
    )
    (net "Net-(IN1-Pad3)"
      (pins R_3-2 IN1-3)
    )
    (net "Net-(IN1-Pad4)"
      (pins R_4-2 IN1-4)
    )
    (net "Net-(IN1-Pad5)"
      (pins R_5-2 IN1-5)
    )
    (net "Net-(IN1-Pad6)"
      (pins R_6-2 IN1-6)
    )
    (net "Net-(IN1-Pad7)"
      (pins R_7-2 IN1-7)
    )
    (net "Net-(IN1-Pad8)"
      (pins R_8-2 IN1-8)
    )
    (net "Net-(COMM2-Pad1)"
      (pins COMM2-1 SW1-1 SW1-2 SW1-3 SW1-4 SW1-5 SW1-6 SW1-7 SW1-8)
    )
    (net "Net-(COMM3-Pad1)"
      (pins COMM3-1 D_9-2 D_10-2 D_11-2 D_12-2 D_13-2 D_14-2 D_15-2 D_16-2)
    )
    (net "Net-(D_9-Pad1)"
      (pins D_9-1 R_17-1)
    )
    (net "Net-(D_10-Pad1)"
      (pins D_10-1 R_18-1)
    )
    (net "Net-(D_11-Pad1)"
      (pins D_11-1 R_19-1)
    )
    (net "Net-(D_12-Pad1)"
      (pins D_12-1 R_20-1)
    )
    (net "Net-(D_13-Pad1)"
      (pins D_13-1 R_21-1)
    )
    (net "Net-(D_14-Pad1)"
      (pins D_14-1 R_22-1)
    )
    (net "Net-(D_15-Pad1)"
      (pins D_15-1 R_23-1)
    )
    (net "Net-(D_16-Pad1)"
      (pins D_16-1 R_24-1)
    )
    (net "Net-(IN2-Pad1)"
      (pins IN2-1 R_9-1 SW1-16)
    )
    (net "Net-(IN2-Pad2)"
      (pins IN2-2 R_10-1 SW1-15)
    )
    (net "Net-(IN2-Pad3)"
      (pins IN2-3 R_11-1 SW1-14)
    )
    (net "Net-(IN2-Pad4)"
      (pins IN2-4 R_12-1 SW1-13)
    )
    (net "Net-(IN2-Pad5)"
      (pins IN2-5 R_13-1 SW1-12)
    )
    (net "Net-(IN2-Pad6)"
      (pins IN2-6 R_14-1 SW1-11)
    )
    (net "Net-(IN2-Pad7)"
      (pins IN2-7 R_15-1 SW1-10)
    )
    (net "Net-(IN2-Pad8)"
      (pins IN2-8 R_16-1 SW1-9)
    )
    (net "Net-(IN3-Pad1)"
      (pins IN3-1 R_24-2)
    )
    (net "Net-(IN3-Pad2)"
      (pins IN3-2 R_23-2)
    )
    (net "Net-(IN3-Pad3)"
      (pins IN3-3 R_22-2)
    )
    (net "Net-(IN3-Pad4)"
      (pins IN3-4 R_21-2)
    )
    (net "Net-(IN3-Pad5)"
      (pins IN3-5 R_20-2)
    )
    (net "Net-(IN3-Pad6)"
      (pins IN3-6 R_19-2)
    )
    (net "Net-(IN3-Pad7)"
      (pins IN3-7 R_18-2)
    )
    (net "Net-(IN3-Pad8)"
      (pins IN3-8 R_17-2)
    )
    (net "Net-(R_10-Pad2)"
      (pins R_9-2 R_10-2 R_11-2 R_12-2 R_13-2 R_14-2 R_15-2 R_16-2)
    )
    (class kicad_default "" "Net-(COMM1-Pad1)" "Net-(COMM2-Pad1)" "Net-(COMM3-Pad1)"
      "Net-(D_1-Pad2)" "Net-(D_10-Pad1)" "Net-(D_11-Pad1)" "Net-(D_12-Pad1)"
      "Net-(D_13-Pad1)" "Net-(D_14-Pad1)" "Net-(D_15-Pad1)" "Net-(D_16-Pad1)"
      "Net-(D_2-Pad2)" "Net-(D_3-Pad2)" "Net-(D_4-Pad2)" "Net-(D_5-Pad2)"
      "Net-(D_6-Pad2)" "Net-(D_7-Pad2)" "Net-(D_8-Pad2)" "Net-(D_9-Pad1)"
      "Net-(IN1-Pad1)" "Net-(IN1-Pad2)" "Net-(IN1-Pad3)" "Net-(IN1-Pad4)"
      "Net-(IN1-Pad5)" "Net-(IN1-Pad6)" "Net-(IN1-Pad7)" "Net-(IN1-Pad8)"
      "Net-(IN2-Pad1)" "Net-(IN2-Pad2)" "Net-(IN2-Pad3)" "Net-(IN2-Pad4)"
      "Net-(IN2-Pad5)" "Net-(IN2-Pad6)" "Net-(IN2-Pad7)" "Net-(IN2-Pad8)"
      "Net-(IN3-Pad1)" "Net-(IN3-Pad2)" "Net-(IN3-Pad3)" "Net-(IN3-Pad4)"
      "Net-(IN3-Pad5)" "Net-(IN3-Pad6)" "Net-(IN3-Pad7)" "Net-(IN3-Pad8)"
      "Net-(R_10-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 700  154940 -135890  154940 -128270  154940 -120650  154940 -113030
            154940 -105410  154940 -97790)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  154940 -90170  154940 -82550)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  182880 -96520  181330 -96520)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  156431 -96298.7  154940 -97790)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  158073 -96298.7  156431 -96298.7)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  159648 -97874.1  158073 -96298.7)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  166916 -97874.1  159648 -97874.1)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  169621 -95169.7  166916 -97874.1)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  179980 -95169.7  169621 -95169.7)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  181330 -96520  179980 -95169.7)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  154940 -94807.4  154940 -90170)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  156431 -96298.7  154940 -94807.4)(net "Net-(COMM1-Pad1)")(type protect))
    (wire (path F.Cu 700  157480 -83820  157480 -82550)(net "Net-(D_1-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -91440  157480 -83820)(net "Net-(D_1-Pad2)")(type protect))
    (wire (path F.Cu 700  158750 -90170  157480 -90170)(net "Net-(D_2-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -96520  158750 -90170)(net "Net-(D_2-Pad2)")(type protect))
    (wire (path F.Cu 700  161290 -101600  157480 -97790)(net "Net-(D_3-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -101600  161290 -101600)(net "Net-(D_3-Pad2)")(type protect))
    (wire (path F.Cu 700  158750 -106680  157480 -105410)(net "Net-(D_4-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -106680  158750 -106680)(net "Net-(D_4-Pad2)")(type protect))
    (wire (path F.Cu 700  158750 -111760  157480 -113030)(net "Net-(D_5-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -111760  158750 -111760)(net "Net-(D_5-Pad2)")(type protect))
    (wire (path F.Cu 700  161290 -116840  157480 -120650)(net "Net-(D_6-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -116840  161290 -116840)(net "Net-(D_6-Pad2)")(type protect))
    (wire (path F.Cu 700  163830 -121920  157480 -128270)(net "Net-(D_7-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -121920  163830 -121920)(net "Net-(D_7-Pad2)")(type protect))
    (wire (path F.Cu 700  157480 -134620  157480 -135890)(net "Net-(D_8-Pad2)")(type protect))
    (wire (path F.Cu 700  165100 -127000  157480 -134620)(net "Net-(D_8-Pad2)")(type protect))
    (wire (path F.Cu 700  180320 -91440  175260 -91440)(net "Net-(IN1-Pad1)")(type protect))
    (wire (path F.Cu 700  184281 -95401.6  180320 -91440)(net "Net-(IN1-Pad1)")(type protect))
    (wire (path F.Cu 700  184281 -99918.9  184281 -95401.6)(net "Net-(IN1-Pad1)")(type protect))
    (wire (path F.Cu 700  182880 -101320  184281 -99918.9)(net "Net-(IN1-Pad1)")(type protect))
    (wire (path F.Cu 700  182880 -102870  182880 -101320)(net "Net-(IN1-Pad1)")(type protect))
    (wire (path F.Cu 700  181330 -104090  175260 -98020)(net "Net-(IN1-Pad2)")(type protect))
    (wire (path F.Cu 700  181330 -105410  181330 -104090)(net "Net-(IN1-Pad2)")(type protect))
    (wire (path F.Cu 700  175260 -96520  175260 -98020)(net "Net-(IN1-Pad2)")(type protect))
    (wire (path F.Cu 700  182880 -105410  181330 -105410)(net "Net-(IN1-Pad2)")(type protect))
    (wire (path F.Cu 700  176480 -103100  175260 -103100)(net "Net-(IN1-Pad3)")(type protect))
    (wire (path F.Cu 700  181330 -107950  176480 -103100)(net "Net-(IN1-Pad3)")(type protect))
    (wire (path F.Cu 700  182880 -107950  181330 -107950)(net "Net-(IN1-Pad3)")(type protect))
    (wire (path F.Cu 700  175260 -101600  175260 -103100)(net "Net-(IN1-Pad3)")(type protect))
    (wire (path F.Cu 700  180570 -110490  176760 -106680)(net "Net-(IN1-Pad4)")(type protect))
    (wire (path F.Cu 700  182880 -110490  180570 -110490)(net "Net-(IN1-Pad4)")(type protect))
    (wire (path F.Cu 700  175260 -106680  176760 -106680)(net "Net-(IN1-Pad4)")(type protect))
    (wire (path F.Cu 700  178030 -113030  176760 -111760)(net "Net-(IN1-Pad5)")(type protect))
    (wire (path F.Cu 700  182880 -113030  178030 -113030)(net "Net-(IN1-Pad5)")(type protect))
    (wire (path F.Cu 700  175260 -111760  176760 -111760)(net "Net-(IN1-Pad5)")(type protect))
    (wire (path F.Cu 700  178030 -115570  176760 -116840)(net "Net-(IN1-Pad6)")(type protect))
    (wire (path F.Cu 700  182880 -115570  178030 -115570)(net "Net-(IN1-Pad6)")(type protect))
    (wire (path F.Cu 700  175260 -116840  176760 -116840)(net "Net-(IN1-Pad6)")(type protect))
    (wire (path F.Cu 700  180570 -118110  176760 -121920)(net "Net-(IN1-Pad7)")(type protect))
    (wire (path F.Cu 700  182880 -118110  180570 -118110)(net "Net-(IN1-Pad7)")(type protect))
    (wire (path F.Cu 700  175260 -121920  176760 -121920)(net "Net-(IN1-Pad7)")(type protect))
    (wire (path F.Cu 700  176480 -125500  175260 -125500)(net "Net-(IN1-Pad8)")(type protect))
    (wire (path F.Cu 700  181330 -120650  176480 -125500)(net "Net-(IN1-Pad8)")(type protect))
    (wire (path F.Cu 700  182880 -120650  181330 -120650)(net "Net-(IN1-Pad8)")(type protect))
    (wire (path F.Cu 700  175260 -127000  175260 -125500)(net "Net-(IN1-Pad8)")(type protect))
  )
)
