/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 240 288)
	(text "sdram_controller" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 256 20 268)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "wr_addr[23..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "wr_addr[23..0]" (rect 21 27 78 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "wr_data[15..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "wr_data[15..0]" (rect 21 43 76 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "wr_enable" (rect 0 0 40 12)(font "Arial" ))
		(text "wr_enable" (rect 21 59 61 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "rd_addr[23..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "rd_addr[23..0]" (rect 21 75 77 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rd_enable" (rect 0 0 38 12)(font "Arial" ))
		(text "rd_enable" (rect 21 91 59 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "rst_n" (rect 0 0 21 12)(font "Arial" ))
		(text "rst_n" (rect 21 107 42 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 123 31 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 224 32)
		(output)
		(text "rd_data[15..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "rd_data[15..0]" (rect 149 27 203 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "rd_ready" (rect 0 0 37 12)(font "Arial" ))
		(text "rd_ready" (rect 166 43 203 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48)(line_width 1))
	)
	(port
		(pt 224 64)
		(output)
		(text "busy" (rect 0 0 20 12)(font "Arial" ))
		(text "busy" (rect 183 59 203 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64)(line_width 1))
	)
	(port
		(pt 224 80)
		(output)
		(text "addr[12..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "addr[12..0]" (rect 162 75 203 87)(font "Arial" ))
		(line (pt 224 80)(pt 208 80)(line_width 3))
	)
	(port
		(pt 224 96)
		(output)
		(text "bank_addr[1..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "bank_addr[1..0]" (rect 142 91 203 103)(font "Arial" ))
		(line (pt 224 96)(pt 208 96)(line_width 3))
	)
	(port
		(pt 224 128)
		(output)
		(text "clock_enable" (rect 0 0 50 12)(font "Arial" ))
		(text "clock_enable" (rect 153 123 203 135)(font "Arial" ))
		(line (pt 224 128)(pt 208 128)(line_width 1))
	)
	(port
		(pt 224 144)
		(output)
		(text "cs_n" (rect 0 0 20 12)(font "Arial" ))
		(text "cs_n" (rect 183 139 203 151)(font "Arial" ))
		(line (pt 224 144)(pt 208 144)(line_width 1))
	)
	(port
		(pt 224 160)
		(output)
		(text "ras_n" (rect 0 0 23 12)(font "Arial" ))
		(text "ras_n" (rect 180 155 203 167)(font "Arial" ))
		(line (pt 224 160)(pt 208 160)(line_width 1))
	)
	(port
		(pt 224 176)
		(output)
		(text "cas_n" (rect 0 0 24 12)(font "Arial" ))
		(text "cas_n" (rect 179 171 203 183)(font "Arial" ))
		(line (pt 224 176)(pt 208 176)(line_width 1))
	)
	(port
		(pt 224 192)
		(output)
		(text "we_n" (rect 0 0 21 12)(font "Arial" ))
		(text "we_n" (rect 182 187 203 199)(font "Arial" ))
		(line (pt 224 192)(pt 208 192)(line_width 1))
	)
	(port
		(pt 224 208)
		(output)
		(text "data_mask_low" (rect 0 0 62 12)(font "Arial" ))
		(text "data_mask_low" (rect 141 203 203 215)(font "Arial" ))
		(line (pt 224 208)(pt 208 208)(line_width 1))
	)
	(port
		(pt 224 224)
		(output)
		(text "data_mask_high" (rect 0 0 66 12)(font "Arial" ))
		(text "data_mask_high" (rect 137 219 203 231)(font "Arial" ))
		(line (pt 224 224)(pt 208 224)(line_width 1))
	)
	(port
		(pt 224 112)
		(bidir)
		(text "data[15..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "data[15..0]" (rect 163 107 203 119)(font "Arial" ))
		(line (pt 224 112)(pt 208 112)(line_width 3))
	)
	(parameter
		"ROW_WIDTH"
		"13"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"COL_WIDTH"
		"9"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"BANK_WIDTH"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"SDRADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"HADDR_WIDTH"
		""
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"CLK_FREQUENCY"
		"133"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_TIME"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REFRESH_COUNT"
		"8192"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 208 256)(line_width 1))
	)
	(annotation_block (parameter)(rect 240 -64 340 16))
)
