Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/ise/08-traffic_lights/traffic_lights/top_tb00_isim_beh.exe -prj /home/ise/ise/08-traffic_lights/traffic_lights/top_tb00_beh.prj work.top_tb00 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ise/08-traffic_lights/traffic_lights/traffic_lights.vhd" into library work
Parsing VHDL file "/home/ise/ise/08-traffic_lights/traffic_lights/clock_enable.vhd" into library work
Parsing VHDL file "/home/ise/ise/08-traffic_lights/traffic_lights/top.vhd" into library work
Parsing VHDL file "/home/ise/ise/08-traffic_lights/traffic_lights/top_tb00.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "/home/ise/ise/08-traffic_lights/traffic_lights/top_tb00.vhd" Line 46: Formal port <LD0_CPLD> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "/home/ise/ise/08-traffic_lights/traffic_lights/top_tb00.vhd" Line 47: Formal port <LD1_CPLD> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "/home/ise/ise/08-traffic_lights/traffic_lights/top_tb00.vhd" Line 48: Formal port <LD5_CPLD> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "/home/ise/ise/08-traffic_lights/traffic_lights/top_tb00.vhd" Line 49: Formal port <LD8_CPLD> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "/home/ise/ise/08-traffic_lights/traffic_lights/top_tb00.vhd" Line 50: Formal port <LD9_CPLD> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "/home/ise/ise/08-traffic_lights/traffic_lights/top_tb00.vhd" Line 51: Formal port <LD12_CPLD> does not exist in entity <top>.  Please compare the definition of block <top> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit top_tb00 in library work failed
