#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 22 10:36:56 2021
# Process ID: 25190
# Current directory: /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1
# Command line: vivado -log Base_Zynq_MPSoC_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Base_Zynq_MPSoC_wrapper.tcl
# Log file: /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/Base_Zynq_MPSoC_wrapper.vds
# Journal file: /home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Base_Zynq_MPSoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hp/softwares/xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.078 ; gain = 0.000 ; free physical = 4172 ; free virtual = 14967
Command: synth_design -top Base_Zynq_MPSoC_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25247 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1375.078 ; gain = 28.879 ; free physical = 4056 ; free virtual = 14851
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_wrapper' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:13]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_axi_bram_ctrl_0_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_axi_bram_ctrl_0_0' (1#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0' of module 'Base_Zynq_MPSoC_axi_bram_ctrl_0_0' requires 40 connections, but only 38 given [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:154]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_axi_gpio_0_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_axi_gpio_0_0' (2#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' (3#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' requires 6 connections, but only 5 given [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:214]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_ps8_0_axi_periph_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:453]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_24AFAB' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1525]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_ds_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_ds_0' (4#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_pc_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_pc_0' (5#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'Base_Zynq_MPSoC_auto_pc_0' requires 56 connections, but only 54 given [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1876]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_24AFAB' (6#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1525]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18ZRBVX' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1933]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_ds_1' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_ds_1' (7#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_auto_ds_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'Base_Zynq_MPSoC_auto_ds_1' requires 76 connections, but only 72 given [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2228]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18ZRBVX' (8#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1933]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_AU15H7' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2303]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_AU15H7' (9#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2303]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_107TL9X' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2589]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_107TL9X' (10#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2589]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_xbar_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_xbar_0' (11#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'Base_Zynq_MPSoC_xbar_0' requires 82 connections, but only 80 given [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1442]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_ps8_0_axi_periph_0' (12#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:453]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_rst_ps8_0_100M_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_rst_ps8_0_100M_0' (13#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'Base_Zynq_MPSoC_rst_ps8_0_100M_0' requires 10 connections, but only 6 given [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:357]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0' [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0' (14#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/.Xil/Vivado-25190-hp-laptop/realtime/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0' requires 88 connections, but only 86 given [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:364]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC' (15#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_wrapper' (16#1) [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_24AFAB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_24AFAB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1421.828 ; gain = 75.629 ; free physical = 4078 ; free virtual = 14873
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1421.828 ; gain = 75.629 ; free physical = 4078 ; free virtual = 14874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1421.828 ; gain = 75.629 ; free physical = 4078 ; free virtual = 14874
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0/Base_Zynq_MPSoC_rst_ps8_0_100M_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_100M'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:187]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:233]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:233]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command '3set_property' is not supported in the xdc constraint file. [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc:620]
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.srcs/sources_1/zcu104_Rev1.0_U1_01302018.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Base_Zynq_MPSoC_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.812 ; gain = 0.000 ; free physical = 3267 ; free virtual = 14062
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.812 ; gain = 0.000 ; free physical = 3266 ; free virtual = 14062
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.812 ; gain = 0.000 ; free physical = 3266 ; free virtual = 14062
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.812 ; gain = 0.000 ; free physical = 3266 ; free virtual = 14062
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Base_Zynq_MPSoC_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Base_Zynq_MPSoC_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2497.812 ; gain = 1151.613 ; free physical = 3338 ; free virtual = 14134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2497.812 ; gain = 1151.613 ; free physical = 3338 ; free virtual = 14135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2497.812 ; gain = 1151.613 ; free physical = 3338 ; free virtual = 14135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2497.812 ; gain = 1151.613 ; free physical = 3340 ; free virtual = 14136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design Base_Zynq_MPSoC_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2497.812 ; gain = 1151.613 ; free physical = 3327 ; free virtual = 14126
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0/bram_clk_a' to pin 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 2744.414 ; gain = 1398.215 ; free physical = 2934 ; free virtual = 13750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 2744.414 ; gain = 1398.215 ; free physical = 2939 ; free virtual = 13755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:41 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3199 ; free virtual = 13882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3192 ; free virtual = 13875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3192 ; free virtual = 13875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3192 ; free virtual = 13875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3192 ; free virtual = 13875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3192 ; free virtual = 13875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3192 ; free virtual = 13875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |Base_Zynq_MPSoC_xbar_0              |         1|
|2     |Base_Zynq_MPSoC_auto_ds_0           |         1|
|3     |Base_Zynq_MPSoC_auto_pc_0           |         1|
|4     |Base_Zynq_MPSoC_auto_ds_1           |         1|
|5     |Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |         1|
|6     |Base_Zynq_MPSoC_axi_gpio_0_0        |         1|
|7     |Base_Zynq_MPSoC_blk_mem_gen_0_0     |         1|
|8     |Base_Zynq_MPSoC_rst_ps8_0_100M_0    |         1|
|9     |Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |Base_Zynq_MPSoC_auto_ds_0           |     1|
|2     |Base_Zynq_MPSoC_auto_ds_1           |     1|
|3     |Base_Zynq_MPSoC_auto_pc_0           |     1|
|4     |Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |     1|
|5     |Base_Zynq_MPSoC_axi_gpio_0_0        |     1|
|6     |Base_Zynq_MPSoC_blk_mem_gen_0_0     |     1|
|7     |Base_Zynq_MPSoC_rst_ps8_0_100M_0    |     1|
|8     |Base_Zynq_MPSoC_xbar_0              |     1|
|9     |Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |     1|
|10    |OBUF                                |     4|
+------+------------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |  2779|
|2     |  Base_Zynq_MPSoC_i  |Base_Zynq_MPSoC                    |  2775|
|3     |    ps8_0_axi_periph |Base_Zynq_MPSoC_ps8_0_axi_periph_0 |  1885|
|4     |      m00_couplers   |m00_couplers_imp_24AFAB            |   521|
|5     |      m01_couplers   |m01_couplers_imp_18ZRBVX           |   312|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.430 ; gain = 1410.230 ; free physical = 3192 ; free virtual = 13875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 2756.430 ; gain = 334.246 ; free physical = 3229 ; free virtual = 13912
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2756.438 ; gain = 1410.230 ; free physical = 3229 ; free virtual = 13912
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.430 ; gain = 0.000 ; free physical = 3099 ; free virtual = 13777
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 178 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:44 . Memory (MB): peak = 2784.430 ; gain = 1438.352 ; free physical = 3141 ; free virtual = 13819
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.430 ; gain = 0.000 ; free physical = 3141 ; free virtual = 13819
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/hp/projects/moj-pardaz/xilinx/vivado/Zynq_Serial_Port/Zynq_Serial_Port.runs/synth_1/Base_Zynq_MPSoC_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_synth.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 22 10:38:57 2021...
