Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Nov 04 23:28:17 2019
| Host         : DESKTOP-BSHNBB3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VEM_control_sets_placed.rpt
| Design       : VEM
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+-----------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+-----------------------+------------------+----------------+
|  compDone/hasDone_reg_i_1_n_0 |               | calPaid/paid_reg[0]_0 |                1 |              1 |
|  calPaid/clk2_reg_n_0         |               | reset_IBUF            |                3 |              5 |
|  clk_IBUF_BUFG                |               |                       |                6 |             21 |
|  clk_IBUF_BUFG                |               | calPaid/clear         |                8 |             32 |
+-------------------------------+---------------+-----------------------+------------------+----------------+


