;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	MOV -1, <-20
	SLT 210, 60
	SLT 210, 60
	CMP @121, 106
	SLT 210, 60
	CMP @121, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-22
	SUB 0, 0
	SUB 0, 0
	SUB @121, 106
	SUB @0, @2
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	JMP @12, #200
	JMP <127, 106
	MOV -1, <-20
	JMP <127, 106
	ADD 210, 69
	ADD 210, 60
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	SUB @0, @2
	CMP @0, @2
	SUB #121, 696
	SUB 0, @25
	SUB 0, @25
	SUB @121, 106
	MOV #601, <-810
	SPL 300, 90
	SUB @0, @2
	JMP <10
	MOV -1, <-20
	SLT @10, 0
	ADD 210, 60
	MOV -7, <-20
	SPL 0, <-22
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD 210, 60
