               .deffile adi_defs__0.asm
               .deffile ddi_defs__0.asm
               .deffile reg_defs__0.asm
               .deffile sce_defs__0.asm

               ; Number of supported tasks
               .define TASK_COUNT      1

               ; Resource-specified definitions, if any
               .define AUXIO_I2C_SCL           11
               .define AUXIO_I2C_SDA           10
               .define I2C_BASE_DELAY          9
               .define I2C_EXT_DELAY           4
               .define I2C_STRETCH_TIMEOUT_US  50
               .define I2C_WAIT_STRETCH_DELAY  5


               .segment begin "Framework"


               VectorTable:
0000 ---- 1408                         jsr         PowerUp
0001 ---- 040c                         jmp         TaskCtrlReqVector
0002 ---- 1408                         jsr         PowerUp
0003 ---- 042c                         jmp         AonRtcCh2Vector
0004 ---- 1408                         jsr         PowerUp
0005 ---- 0447                         jmp         Event0Vector
0006 ---- 1408                         jsr         PowerUp
0007 ---- 044d                         jmp         TaskAlertAckVector




               PowerUp:
                                       ; Deassert the power-down request
0008 ---- 4436                         iobclr      #0, [#IOP_WUC_PWRDWNREQ]

                                       ; Wait for it to take effect
0009 ---- 2437 /waitForPdAck:          iobtst      #0, [#IOP_WUC_PWRDWNACK]
000a ---- aefe                         biob1       /waitForPdAck

               FwEmptyFunc:            ; Done
000b ---- adb7                         rts




               TaskCtrlReqVector:
                                       ; Clear the vector flag
000c ---- 6442                         iobset      #0, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; For each task ...
000d ---- 7000                         ld          R7, #0
               /loop:
                                           ; Save the task ID
000e ---- 7c6b                             st          R7, [#fwCtrlInt/taskId]

                                           ; Handle initialize request, if any
000f ---- 6872                             ld          R6, [#fwCtrlExt/bvTaskInitializeReq]
0010 ---- 0068                             ld          R0, #pFwTaskInitializeFuncTable
0011 ---- 1425                             jsr         /handleReq

                                           ; Handle execute request, if any
0012 ---- 6873                             ld          R6, [#fwCtrlExt/bvTaskExecuteReq]
0013 ---- 0069                             ld          R0, #pFwTaskExecuteFuncTable
0014 ---- 1425                             jsr         /handleReq

                                           ; Handle terminate request, if any
0015 ---- 6874                             ld          R6, [#fwCtrlExt/bvTaskTerminateReq]
0016 ---- 006a                             ld          R0, #pFwTaskTerminateFuncTable
0017 ---- 1425                             jsr         /handleReq

                                           ; Move on to the next task
0018 ---- 786b                             ld          R7, [#fwCtrlInt/taskId]
0019 ---- f801                             add         R7, #1

001a ---- fa01                         cmp         R7, #TASK_COUNT
001b ---- bef2                         bneq        /loop

                                       ; Update which tasks are ...
001c ---- 7870                         ld          R7, [#fwCtrlExt/bvActiveTasks]
                                       ; ... currently active ...
001d ---- 6872                         ld          R6, [#fwCtrlExt/bvTaskInitializeReq]
001e ---- fd0e                         or          R7, R6
                                       ; ... and inactive ...
001f ---- 6874                         ld          R6, [#fwCtrlExt/bvTaskTerminateReq]
0020 ---- ed92                         inv         R6
0021 ---- fd06                         and         R7, R6
0022 ---- 7c70                         st          R7, [#fwCtrlExt/bvActiveTasks]

                                       ; We're READY for another request
0023 ---- 642d                         iobset      #IOB_EVCTL_SWEV_READY, [#IOP_EVCTL_SWEVSET]

                                       ; Generate an ALERT interrupt if needed before powering back down
0024 ---- 0450                         jmp         GenAlertInterrupt;

               /handleReq:
                                       ; Restore the task ID, and load the function pointer (here to avoid pipeline hazard)
0025 ---- 786b                         ld          R7, [#fwCtrlInt/taskId]
0026 ---- 8f1f                         ld          R0, [R7+R0]

                                       ; Skip this request?
0027 ---- ed8f                         lsr         R6, R7
0028 ---- ec01                         tst         R6, #0x0001
0029 ---- be01                         bnz         /noSkip
002a ---- adb7                             rts
               /noSkip:
                                       ; Make the call by jump, with return (rts) in the "called" function
002b ---- 8db7                         jmp         R0




               AonRtcCh2Vector:
                                       ; Start clearing the RTC event
002c ---- 6630                         iobset      #IOB_WUC_WUEV_RTC, [#IOP_WUC_WUEVCLR]

                                       ; Clear the vector flag
002d ---- 6542                         iobset      #1, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; For each task (R0 is the current task ID) ...
002e ---- 0000                         ld          R0, #0
               /loop:
                                           ; ... that is active ...
002f ---- 1870                             ld          R1, [#fwCtrlExt/bvActiveTasks]
0030 ---- 9d88                             lsr         R1, R0
0031 ---- 9c01                             tst         R1, #0x0001
0032 ---- b60d                             bz          /skip

                                               ; Fetch number of RTC intervals until next execution
0033 ---- 1067                                 ld          R1, #pFwTaskExecuteScheduleTable
0034 ---- af19                                 ld          R2, [R1+R0]

                                               ; If not already 0, decrement and store. If then 0 ...
0035 ---- aa00                                 cmp         R2, #0
0036 ---- b609                                 beq         /skip
0037 ---- a8ff                                 add         R2, #-1
0038 ---- af39                                 st          R2, [R1+R0]
0039 ---- be06                                 bnz         /skip

                                                   ; ... execute the task
003a ---- 0c6b                                     st          R0, [#fwCtrlInt/taskId]
003b ---- 8869                                     add         R0, #pFwTaskExecuteFuncTable
003c ---- 8f08                                     ld          R0, [R0]
                                                   ; Insert NOP to avoid pipeline hazard
003d ---- fd47                                     nop
003e ---- 9db7                                     jsr         R0
003f ---- 086b                                     ld          R0, [#fwCtrlInt/taskId]
               /skip:
                                           ; Move on to the next task
0040 ---- 8801                             add         R0, #1

0041 ---- 8a01                         cmp         R0, #TASK_COUNT
0042 ---- beec                         bneq        /loop

                                       ; Wait for the ACK event to be cleared
0043 ---- 262f /waitOnRtcClearing:     iobtst      #IOB_WUC_WUEV_RTC, [#IOP_WUC_WUEVFLAGS]
0044 ---- aefe                         biob1       /waitOnRtcClearing
0045 ---- 4630                         iobclr      #IOB_WUC_WUEV_RTC, [#IOP_WUC_WUEVCLR]

                                       ; Generate an ALERT interrupt if needed
0046 ---- 0450                         jmp         GenAlertInterrupt;




               Event0Vector:
                                       ; Disable and clear the vector flag
0047 ---- 5527                         iobclr      #IOB_EVCTL_VECCFG1_VEC2_EN, [#IOP_EVCTL_VECCFG1]
0048 ---- 6642                         iobset      #2, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; Set the task ID
0049 ---- 0000                         ld          R0, #0
004a ---- 0c6b                         st          R0, [#fwCtrlInt/taskId]

                                       ; Jump to the event task code
004b ---- 140b                         jsr         FwEmptyFunc

                                       ; Generate an ALERT interrupt if needed
004c ---- 0450                         jmp         GenAlertInterrupt;




               TaskAlertAckVector:
                                       ; Clear the vector flag
004d ---- 6742                         iobset      #3, [#IOP_EVCTL_VECFLAGSCLR]

                                       ; Re-enable generation of ALERT interrupts
004e ---- 03ff                         ld          R0, #-1
004f ---- 0c6d                         st          R0, [#fwCtrlInt/alertGenMask]

                                       ; Fall through to GenAlertInterrupt to generate another ALERT interrupt if needed




               GenAlertInterrupt:
                                       ; Do we have any ALERT-generating flags pending?
0050 ---- 786c                         ld          R7, [#fwCtrlInt/bvTaskIoAlert]

                                       ; Skip if the last I/O ALERT interrupt has not been acknowledged
0051 ---- 686d                         ld          R6, [#fwCtrlInt/alertGenMask]
0052 ---- ed37                         tst         R6, R7
0053 ---- b605                         bz          /skipAlertGen

                                           ; Transfer I/O flags from internal to external
0054 ---- 0000                             ld          R0, #0
0055 ---- 0c6c                             st          R0, [#fwCtrlInt/bvTaskIoAlert]
0056 ---- 7c71                             st          R7, [#fwCtrlExt/bvTaskIoAlert]

                                           ; Generate the ALERT interrupt, and clear the generation mask
0057 ---- 652d                             iobset      #IOB_EVCTL_SWEV_ALERT, [#IOP_EVCTL_SWEVSET]
0058 ---- 0c6d                             st          R0, [#fwCtrlInt/alertGenMask]
               /skipAlertGen:
                                       ; Fall through to PowerDown ...




               PowerDown:
                                       ; If there are no unacknowledged ALERTs and no vectors pending ...
0059 ---- 786d                         ld          R7, [#fwCtrlInt/alertGenMask]
005a ---- 686e                         ld          R6, [#fwCtrlInt/alertCanPdAuxMask]
005b ---- fd0e                         or          R7, R6
005c ---- f801                         add         R7, #1 ; 0xFFFF -> 0x0000
005d ---- e92b                         in          R6, [#IOP_EVCTL_VECFLAGS]
005e ---- fd0e                         or          R7, R6
005f ---- be01                         bnz         /noPowerDown

                                           ; Assert the power-down request. We'll make sure that it has taken effect
                                           ; or been completely ignored when waking up again
0060 ---- 6436                             iobset      #0, [#IOP_WUC_PWRDWNREQ]
               /noPowerDown:
                                       ; Sleep until the next event
0061 ---- bdb7 sleepInstr:             sleep




0062 ---- 241a AdiDdiAcquire:          iobtst      #0, [#IOP_SMPH_SMPH0]
0063 ---- a6fe                         biob0       AdiDdiAcquire
0064 ---- adb7                         rts

0065 ---- 641a AdiDdiRelease:          iobset      #0, [#IOP_SMPH_SMPH0]
0066 ---- adb7                         rts




               ; RTC ticks until next execution, one word for each task
               pFwTaskExecuteScheduleTable:
0067 ---- 0000                         dw          #0

               ; Task code function pointers for each task code block, one word for each task
               pFwTaskInitializeFuncTable:
0068 ---- 007e                         dw          #htu21dtask/initialize
               pFwTaskExecuteFuncTable:
0069 ---- 0081                         dw          #htu21dtask/execute
               pFwTaskTerminateFuncTable:
006a ---- 0137                         dw          #htu21dtask/terminate

               ; Run-time logging log requests and masks, one bit for each struct, one word for each task
               pRtlTaskLogReqTable:
               ; (Run-time logging is not used in this project)
               pRtlTaskLogMaskTable:
               ; (Run-time logging is not used in this project)


               ; Internal control data
               fwCtrlInt:
006b ---- 0000 /taskId:                dw          #0      ; ID of the currently running task
006c ---- 0000 /bvTaskIoAlert:         dw          #0x0000 ; LSB = Normal data exchange, MSB = Overflow or underflow
006d ---- ffff /alertGenMask:          dw          #0xFFFF ; Can generate an ALERT interrupt now? (0xFFFF = yes, 0x0000 = no)
006e ---- 0000 /alertCanPdAuxMask:     dw          #0x0000 ; Can power down AUX domain after ALERT interrupt generation? (0xFFFF = yes, 0x0000 = no)
006f ---- 0000 /rtlStructLockReq:      dw          #0x0000 ; Run-time logging struct lock request (0=idle -> 1=requested -> 2=ready -> access -> 0=idle)

               ; External control data, shared with the driver
               fwCtrlExt:
0070 ---- 0000 /bvActiveTasks:         dw          #0x0000 ; Indicates which tasks are currently active
0071 ---- 0000 /bvTaskIoAlert:         dw          #0x0000 ; LSB = Normal data exchange, MSB = Overflow or underflow
0072 ---- 0000 /bvTaskInitializeReq:   dw          #0x0000 ; Requests tasks to start
0073 ---- 0000 /bvTaskExecuteReq:      dw          #0x0000 ; Requests tasks to execute once immediately
0074 ---- 0000 /bvTaskTerminateReq:    dw          #0x0000 ; Requests tasks to stop


               .segment end "Framework"


               fwTaskDataStructures:
               .segment begin "Task: HTU21Dtask"
               htu21dtask/cfg:
               htu21dtask/input:
               htu21dtask/output:
               htu21dtask/output/hum:
0075 ---- 0000                         dw          #0
               htu21dtask/output/humCRC:
0076 ---- 0000                         dw          #0
               htu21dtask/output/tmp:
0077 ---- 0000                         dw          #0
               htu21dtask/output/tmpCRC:
0078 ---- 0000                         dw          #0
               htu21dtask/state:
               htu21dtask/state/TwoByte:
0079 ---- 0000                         dw          #0
007a ---- 0000                         dw          #0
               htu21dtask/state/humOK:
007b ---- 0001                         dw          #1
               htu21dtask/state/i2cStatus:
007c ---- 0000                         dw          #0
               htu21dtask/state/tempOK:
007d ---- 0001                         dw          #1
               .segment end "Task: HTU21Dtask"


               .segment begin "Task: HTU21Dtask"
               htu21dtask/initialize:
               ;? // Schedule the first execution
               ;? fwScheduleTask(1);
007e ---- 0001                         ld          R0, #1
007f ---- 0c67                         st          R0, [#(pFwTaskExecuteScheduleTable + 0)]
               htu21dtask/initializeDone:
0080 ---- adb7                         rts




               htu21dtask/execute:
               ;? //=============================================================================================
               ;? macro HTU21_OneByteCrc(data, CS, result) {
               ;?
               ;?     U16 crc = CS;
               ;?     crc ^= data;
               ;?     for (U16 n = 0; n < 8; n++) {
               ;?         if (crc & 0x80) {
               ;?             crc = (crc << 1) ^ POLYNOMIAL;
               ;?         } else {
               ;?             crc = (crc << 1);
               ;?         }
               ;?     }
               ;?     //----
               ;?     result = crc;
               ;? }
               ;? //=============================================================================================
               ;?
               ;? macro HTU21_CSumIsOk(data0, data1, checksum,result) {
               ;?
               ;?     U16 chekSum;
               ;?     U16 crc;
               ;?     HTU21_OneByteCrc(data0, 0, chekSum);
               ;?     HTU21_OneByteCrc(data1, chekSum,crc);
               ;?     //----
               ;?     if (crc != checksum) {
               ;?         result = -1;
               ;?     } else {
               ;?         result = 0;
               ;?     }
               ;?
               ;?
               ;? }
               ;? //=============================================================================================
               ;? macro HTU21_CheckCrc(data0, data1, checksum,result) {
               ;?
               ;?     U16 crc = 0;
               ;?     crc ^= data0;
               ;?     for (U16 n = 0; n < 8; n++) {
               ;?         if (crc & 0x80) {
               ;?             crc = (crc << 1) ^ POLYNOMIAL;
               ;?         } else {
               ;?             crc = (crc << 1);
               ;?         }
               ;?     }
               ;?     //----
               ;?     crc ^= data1;
               ;?     for (U16 n = 0; n < 8; n++) {
               ;?         if (crc & 0x80) {
               ;?             crc = (crc << 1) ^ POLYNOMIAL;
               ;?         } else {
               ;?             crc = (crc << 1);
               ;?         }
               ;?     }
               ;?     //----
               ;?     if (crc != checksum) {
               ;?         result = -1;
               ;?     } else {
               ;?         result = 0;
               ;?     }
               ;?
               ;? }
               ;? //=============================================================================================
               ;? macro ReadParam(result, CRC, comand) {
               ;?
               ;?     // Configure and start the next measurement
               ;?     i2cStart();
               ;?     i2cTx(I2C_OP_WRITE | ALS_I2C_ADDR);
               ;?     i2cTx(comand);
               ;?     //    i2cTx(TEMP_MEASUR_NO_HOLD);
               ;?     //    i2cStop();
               ;?
               ;?     //fwDelayUs(10,FW_DELAY_RANGE_1_MS);
               ;?     //i2cStop();
               ;?     //i2cStart();
               ;?     //    i2cRepeatedStart();
               ;?     //    i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;?     //i2cStop();
               ;?
               ;?     // do {
               ;?     //    fwDelayUs(10000,FW_DELAY_RANGE_100_MS);  // Wait 5 ms
               ;?     //    i2cRepeatedStart();
               ;?     //    i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;?     // } while (state.i2cStatus != 0x0000);
               ;?
               ;?     fwDelayUs(50000,FW_DELAY_RANGE_100_MS);  // Wait 50 ms
               ;?     i2cRepeatedStart();
               ;?     i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;?
               ;?     U16 DataRegM;
               ;?     U16 DataRegL;
               ;?     U16 CsReg;
               ;?
               ;?     i2cRxAck(DataRegM);
               ;?     i2cRxAck(DataRegL);
               ;?     i2cRxNack(CsReg);
               ;?
               ;?     i2cStop();
               ;?     //------
               ;?     U16 CRCok;
               ;?     HTU21_CheckCrc(DataRegM, DataRegL, CsReg, CRCok);
               ;?  //   HTU21_CSumIsOk(DataRegM, DataRegL, CsReg, CRCok);
               ;?     if(CRCok == 0) {
               ;?         result = (DataRegM << 8) | (DataRegL & 0xFC);
               ;?          state.tempOK=0;
               ;?     } else {
               ;?         result=0xFF00;
               ;?          state.tempOK=1;
               ;?     }
               ;?     result = (DataRegM << 8) | (DataRegL & 0xFC);
               ;?     //result = (DataRegM << 8) | DataRegL;
               ;?     CRC = CsReg;
               ;? }
               ;? //=============================================================================================
               ;? ReadParam(output.tmp, output.tmpCRC,TEMP_MEASUR_NO_HOLD );
               ;? >
               ;? >      // Configure and start the next measurement
               ;? >      i2cStart();
0081 ---- 6000                         ld          R6, #0x0000
0082 ---- 153e                         jsr         I2cStart
0083 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      i2cTx(I2C_OP_WRITE | ALS_I2C_ADDR);
0084 ---- 7080                         ld          R7, #128
0085 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
0086 ---- 1555                         jsr         I2cTxByte
0087 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      i2cTx(comand);
0088 ---- 70f3                         ld          R7, #243
0089 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
008a ---- 1555                         jsr         I2cTxByte
008b ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      //    i2cTx(TEMP_MEASUR_NO_HOLD);
               ;? >      //    i2cStop();
               ;? >
               ;? >      //fwDelayUs(10,FW_DELAY_RANGE_1_MS);
               ;? >      //i2cStop();
               ;? >      //i2cStart();
               ;? >      //    i2cRepeatedStart();
               ;? >      //    i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;? >      //i2cStop();
               ;? >
               ;? >      // do {
               ;? >      //    fwDelayUs(10000,FW_DELAY_RANGE_100_MS);  // Wait 5 ms
               ;? >      //    i2cRepeatedStart();
               ;? >      //    i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;? >      // } while (state.i2cStatus != 0x0000);
               ;? >
               ;? >      fwDelayUs(50000,FW_DELAY_RANGE_100_MS);  // Wait 50 ms
008c ---- 704a                         ld          R7, #(((50000 * 24 ) + ((1 << 14) - 1)) >> 14)
008d ---- 600e                         ld          R6, #14
008e ---- 1573                         jsr         FwDelay
               ;? >      i2cRepeatedStart();
008f ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
0090 ---- 1538                         jsr         I2cRepeatedStart
0091 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
0092 ---- 7081                         ld          R7, #129
0093 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
0094 ---- 1555                         jsr         I2cTxByte
0095 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >      U16 DataRegM;
               ;? >      U16 DataRegL;
               ;? >      U16 CsReg;
               ;? >
               ;? >      i2cRxAck(DataRegM);
0096 ---- 7000                         ld          R7, #0x0000
0097 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
0098 ---- 1579                         jsr         I2cRxByte
0099 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
009a ---- 9d47                         ld          R1, R7
               ;? >      i2cRxAck(DataRegL);
009b ---- 7000                         ld          R7, #0x0000
009c ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
009d ---- 1579                         jsr         I2cRxByte
009e ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
009f ---- ad47                         ld          R2, R7
               ;? >      i2cRxNack(CsReg);
00a0 ---- 7001                         ld          R7, #0x0001
00a1 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00a2 ---- 1579                         jsr         I2cRxByte
00a3 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >      i2cStop();
00a4 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00a5 ---- 1598                         jsr         I2cStop
00a6 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      //------
               ;? >      U16 CRCok;
               ;? >      HTU21_CheckCrc(DataRegM, DataRegL, CsReg, CRCok);
               ;? >      >
               ;? >      >   U16 crc = 0;
00a7 ---- 5000                         ld          R5, #0
               ;? >      >   crc ^= data0;
00a8 ---- dd11                         xor         R5, R1
               ;? >      >   for (U16 n = 0; n < 8; n++) {
00a9 ---- 0000                         ld          R0, #0
               /id0134:
               ;? >      >       if (crc & 0x80) {
00aa ---- dc80                             tst         R5, #128
00ab ---- b604                             bz          /id0129
               ;? >      >           crc = (crc << 1) ^ POLYNOMIAL;
00ac ---- dda1                                 lsl         R5, #1
00ad 8601 d431                                 xor         R5, #305
               ;? >      >       } else {
00af ---- 04b1                             jmp         /id0131
               /id0129:
               ;? >      >           crc = (crc << 1);
00b0 ---- dda1                                 lsl         R5, #1
               ;? >      >       }
               /id0131:
               ;? >      >   }
00b1 ---- 8801                         add         R0, #1
00b2 ---- 8a08                         cmp         R0, #8
00b3 ---- aef6                         bltu        /id0134
               ;? >      >   //----
               ;? >      >   crc ^= data1;
00b4 ---- dd12                         xor         R5, R2
               ;? >      >   for (U16 n = 0; n < 8; n++) {
00b5 ---- 0000                         ld          R0, #0
               /id0143:
               ;? >      >       if (crc & 0x80) {
00b6 ---- dc80                             tst         R5, #128
00b7 ---- b604                             bz          /id0138
               ;? >      >           crc = (crc << 1) ^ POLYNOMIAL;
00b8 ---- dda1                                 lsl         R5, #1
00b9 8601 d431                                 xor         R5, #305
               ;? >      >       } else {
00bb ---- 04bd                             jmp         /id0140
               /id0138:
               ;? >      >           crc = (crc << 1);
00bc ---- dda1                                 lsl         R5, #1
               ;? >      >       }
               /id0140:
               ;? >      >   }
00bd ---- 8801                         add         R0, #1
00be ---- 8a08                         cmp         R0, #8
00bf ---- aef6                         bltu        /id0143
               ;? >      >   //----
               ;? >      >   if (crc != checksum) {
00c0 ---- dd2f                         cmp         R5, R7
00c1 ---- b602                         beq         /id0144
               ;? >      >       result = -1;
00c2 ---- 03ff                             ld          R0, #-1
               ;? >      >   } else {
00c3 ---- 04c5                         jmp         /id0147
               /id0144:
               ;? >      >       result = 0;
00c4 ---- 0000                             ld          R0, #0
               ;? >      >   }
               /id0147:
               ;? >      >
               ;? >   //   HTU21_CSumIsOk(DataRegM, DataRegL, CsReg, CRCok);
               ;? >      if(CRCok == 0) {
00c5 ---- 8a00                         cmp         R0, #0
00c6 ---- be09                         bneq        /id0150
               ;? >          result = (DataRegM << 8) | (DataRegL & 0xFC);
00c7 ---- 8d41                             ld          R0, R1
00c8 ---- 8da0                             lsl         R0, #8
00c9 ---- dd42                             ld          R5, R2
00ca ---- d0fc                             and         R5, #252
00cb ---- 8d0d                             or          R0, R5
00cc ---- 0c77                             st          R0, [#htu21dtask/output/tmp]
               ;? >           state.tempOK=0;
00cd ---- 0000                             ld          R0, #0
00ce ---- 0c7d                             st          R0, [#htu21dtask/state/tempOK]
               ;? >      } else {
00cf ---- 04d4                         jmp         /id0152
               /id0150:
               ;? >          result=0xFF00;
00d0 ---- 0300                             ld          R0, #-256
00d1 ---- 0c77                             st          R0, [#htu21dtask/output/tmp]
               ;? >           state.tempOK=1;
00d2 ---- 0001                             ld          R0, #1
00d3 ---- 0c7d                             st          R0, [#htu21dtask/state/tempOK]
               ;? >      }
               /id0152:
               ;? >      result = (DataRegM << 8) | (DataRegL & 0xFC);
00d4 ---- 9da0                         lsl         R1, #8
00d5 ---- a0fc                         and         R2, #252
00d6 ---- 9d0a                         or          R1, R2
00d7 ---- 1c77                         st          R1, [#htu21dtask/output/tmp]
               ;? >      //result = (DataRegM << 8) | DataRegL;
               ;? >      CRC = CsReg;
00d8 ---- 7c78                         st          R7, [#htu21dtask/output/tmpCRC]
               ;? ReadParam(output.hum, output.humCRC, HUM_MEASUR_NO_HOLD);
               ;? >
               ;? >      // Configure and start the next measurement
               ;? >      i2cStart();
00d9 ---- 6000                         ld          R6, #0x0000
00da ---- 153e                         jsr         I2cStart
00db ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      i2cTx(I2C_OP_WRITE | ALS_I2C_ADDR);
00dc ---- 7080                         ld          R7, #128
00dd ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00de ---- 1555                         jsr         I2cTxByte
00df ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      i2cTx(comand);
00e0 ---- 70f5                         ld          R7, #245
00e1 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00e2 ---- 1555                         jsr         I2cTxByte
00e3 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      //    i2cTx(TEMP_MEASUR_NO_HOLD);
               ;? >      //    i2cStop();
               ;? >
               ;? >      //fwDelayUs(10,FW_DELAY_RANGE_1_MS);
               ;? >      //i2cStop();
               ;? >      //i2cStart();
               ;? >      //    i2cRepeatedStart();
               ;? >      //    i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;? >      //i2cStop();
               ;? >
               ;? >      // do {
               ;? >      //    fwDelayUs(10000,FW_DELAY_RANGE_100_MS);  // Wait 5 ms
               ;? >      //    i2cRepeatedStart();
               ;? >      //    i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
               ;? >      // } while (state.i2cStatus != 0x0000);
               ;? >
               ;? >      fwDelayUs(50000,FW_DELAY_RANGE_100_MS);  // Wait 50 ms
00e4 ---- 704a                         ld          R7, #(((50000 * 24 ) + ((1 << 14) - 1)) >> 14)
00e5 ---- 600e                         ld          R6, #14
00e6 ---- 1573                         jsr         FwDelay
               ;? >      i2cRepeatedStart();
00e7 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00e8 ---- 1538                         jsr         I2cRepeatedStart
00e9 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      i2cTx(I2C_OP_READ | ALS_I2C_ADDR);
00ea ---- 7081                         ld          R7, #129
00eb ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00ec ---- 1555                         jsr         I2cTxByte
00ed ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >      U16 DataRegM;
               ;? >      U16 DataRegL;
               ;? >      U16 CsReg;
               ;? >
               ;? >      i2cRxAck(DataRegM);
00ee ---- 7000                         ld          R7, #0x0000
00ef ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00f0 ---- 1579                         jsr         I2cRxByte
00f1 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
00f2 ---- 9d47                         ld          R1, R7
               ;? >      i2cRxAck(DataRegL);
00f3 ---- 7000                         ld          R7, #0x0000
00f4 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00f5 ---- 1579                         jsr         I2cRxByte
00f6 ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
00f7 ---- ad47                         ld          R2, R7
               ;? >      i2cRxNack(CsReg);
00f8 ---- 7001                         ld          R7, #0x0001
00f9 ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00fa ---- 1579                         jsr         I2cRxByte
00fb ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >
               ;? >      i2cStop();
00fc ---- 687c                         ld          R6, [#htu21dtask/state/i2cStatus]
00fd ---- 1598                         jsr         I2cStop
00fe ---- 6c7c                         st          R6, [#htu21dtask/state/i2cStatus]
               ;? >      //------
               ;? >      U16 CRCok;
               ;? >      HTU21_CheckCrc(DataRegM, DataRegL, CsReg, CRCok);
               ;? >      >
               ;? >      >   U16 crc = 0;
00ff ---- 5000                         ld          R5, #0
               ;? >      >   crc ^= data0;
0100 ---- dd11                         xor         R5, R1
               ;? >      >   for (U16 n = 0; n < 8; n++) {
0101 ---- 0000                         ld          R0, #0
               /id0199:
               ;? >      >       if (crc & 0x80) {
0102 ---- dc80                             tst         R5, #128
0103 ---- b604                             bz          /id0194
               ;? >      >           crc = (crc << 1) ^ POLYNOMIAL;
0104 ---- dda1                                 lsl         R5, #1
0105 8601 d431                                 xor         R5, #305
               ;? >      >       } else {
0107 ---- 0509                             jmp         /id0196
               /id0194:
               ;? >      >           crc = (crc << 1);
0108 ---- dda1                                 lsl         R5, #1
               ;? >      >       }
               /id0196:
               ;? >      >   }
0109 ---- 8801                         add         R0, #1
010a ---- 8a08                         cmp         R0, #8
010b ---- aef6                         bltu        /id0199
               ;? >      >   //----
               ;? >      >   crc ^= data1;
010c ---- dd12                         xor         R5, R2
               ;? >      >   for (U16 n = 0; n < 8; n++) {
010d ---- 0000                         ld          R0, #0
               /id0208:
               ;? >      >       if (crc & 0x80) {
010e ---- dc80                             tst         R5, #128
010f ---- b604                             bz          /id0203
               ;? >      >           crc = (crc << 1) ^ POLYNOMIAL;
0110 ---- dda1                                 lsl         R5, #1
0111 8601 d431                                 xor         R5, #305
               ;? >      >       } else {
0113 ---- 0515                             jmp         /id0205
               /id0203:
               ;? >      >           crc = (crc << 1);
0114 ---- dda1                                 lsl         R5, #1
               ;? >      >       }
               /id0205:
               ;? >      >   }
0115 ---- 8801                         add         R0, #1
0116 ---- 8a08                         cmp         R0, #8
0117 ---- aef6                         bltu        /id0208
               ;? >      >   //----
               ;? >      >   if (crc != checksum) {
0118 ---- dd2f                         cmp         R5, R7
0119 ---- b602                         beq         /id0209
               ;? >      >       result = -1;
011a ---- 03ff                             ld          R0, #-1
               ;? >      >   } else {
011b ---- 051d                         jmp         /id0212
               /id0209:
               ;? >      >       result = 0;
011c ---- 0000                             ld          R0, #0
               ;? >      >   }
               /id0212:
               ;? >      >
               ;? >   //   HTU21_CSumIsOk(DataRegM, DataRegL, CsReg, CRCok);
               ;? >      if(CRCok == 0) {
011d ---- 8a00                         cmp         R0, #0
011e ---- be09                         bneq        /id0215
               ;? >          result = (DataRegM << 8) | (DataRegL & 0xFC);
011f ---- 8d41                             ld          R0, R1
0120 ---- 8da0                             lsl         R0, #8
0121 ---- dd42                             ld          R5, R2
0122 ---- d0fc                             and         R5, #252
0123 ---- 8d0d                             or          R0, R5
0124 ---- 0c75                             st          R0, [#htu21dtask/output/hum]
               ;? >           state.tempOK=0;
0125 ---- 0000                             ld          R0, #0
0126 ---- 0c7d                             st          R0, [#htu21dtask/state/tempOK]
               ;? >      } else {
0127 ---- 052c                         jmp         /id0217
               /id0215:
               ;? >          result=0xFF00;
0128 ---- 0300                             ld          R0, #-256
0129 ---- 0c75                             st          R0, [#htu21dtask/output/hum]
               ;? >           state.tempOK=1;
012a ---- 0001                             ld          R0, #1
012b ---- 0c7d                             st          R0, [#htu21dtask/state/tempOK]
               ;? >      }
               /id0217:
               ;? >      result = (DataRegM << 8) | (DataRegL & 0xFC);
012c ---- 9da0                         lsl         R1, #8
012d ---- a0fc                         and         R2, #252
012e ---- 9d0a                         or          R1, R2
012f ---- 1c75                         st          R1, [#htu21dtask/output/hum]
               ;? >      //result = (DataRegM << 8) | DataRegL;
               ;? >      CRC = CsReg;
0130 ---- 7c76                         st          R7, [#htu21dtask/output/humCRC]
               ;? //----------------------------------------------------------------------------------------------
               ;? // Schedule the next execution
               ;? fwScheduleTask(1);
0131 ---- 0001                         ld          R0, #1
0132 ---- 0c67                         st          R0, [#(pFwTaskExecuteScheduleTable + 0)]
               ;? //----------------------------------------------------------------------------------------------
               ;? // Notify the application
               ;? fwGenAlertInterrupt();
0133 ---- 086c                         ld          R0, [#fwCtrlInt/bvTaskIoAlert]
0134 ---- 8201                         or          R0, #(1 << 0)
0135 ---- 0c6c                         st          R0, [#fwCtrlInt/bvTaskIoAlert]
               ;? //----------------------------------------------------------------------------------------------
               htu21dtask/executeDone:
0136 ---- adb7                         rts




               htu21dtask/terminate:
               ;?
               htu21dtask/terminateDone:
0137 ---- adb7                         rts
               .segment end "Task: HTU21Dtask"


               .segment begin "Procedure Library"
               ; CLOBBERS:
               ;     R5
               I2cRepeatedStart:
                                       ; Wait T_LOW (SDA is already pull-up)
0138 ---- 53f4                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
0139 ---- 1543                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
013a ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
013b ---- 1546                         jsr         I2cWaitSclStretch

                                       ; Wait T_SU_STA
013c ---- 53f4                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
013d ---- 1543                         jsr         I2cWaitDelay
               I2cStart:
                                       ; SDA = driven low
013e ---- 460f                         iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_HD_STA
013f ---- 53f8                         ld          R5, #-((I2C_BASE_DELAY) - (1))
0140 ---- 1543                         jsr         I2cWaitDelay

                                       ; SCL = driven low
0141 ---- 470f                         iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Done
0142 ---- adb7                         rts




               ; PARAMETERS
               ;     R5 = Delay excluding the I2cWaitDelay() call, in instruction cycles
               ;
               ; CLOBBERS:
               ;     R5
               I2cWaitDelay:
                                       ; Wait for the specified number of cycles
0143 ---- d802 /waitLoop:                  add         R5, #2
0144 ---- defe                         bneg        /waitLoop

                                       ; Done
0145 ---- adb7                         rts




               ; PARAMETERS:
               ;     R6 = Status flags
               ;
               ; RETURN VALUES:
               ;     R6 = Updated status flags
               ;
               ; CLOBBERS:
               ;     R5
               I2cWaitSclStretch:
                                       ; Load the timeout (up to 20 ms) loop counter = configured number of us
0146 ---- 53ce                         ld          R5, #(-I2C_STRETCH_TIMEOUT_US)
               /waitLoop:
                                           ; If SCL is high, we're done
0147 ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
0148 ---- ae0b                             biob1       /done
                                           ; Unroll the loop to 12 instructions = 1 per loop for faster response
0149 ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
014a ---- ae09                             biob1       /done
014b ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
014c ---- ae07                             biob1       /done
014d ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
014e ---- ae05                             biob1       /done
014f ---- 2713                             iobtst      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SCL >> 3))]
0150 ---- ae03                             biob1       /done

0151 ---- d801                         add         R5, #1;
0152 ---- bef4                         bnz         /waitLoop

               /timeout:               ; Timeout has occurred, so OR it into the flags and bail out
0153 ---- e202                         or          R6, #0x0002

               /done:                  ; Done
0154 ---- adb7                         rts




               ; PARAMETERS:
               ;     R7 = TX byte shift register
               ;     R6 = Status flags
               ;
               ; RETURN VALUES:
               ;     R7 = Updated TX byte shift register
               ;     R6 = Updated status flags
               ;
               ; CLOBBERS:
               ;     R5
               I2cTxByte:
                                       ; Bail out if an error has occurred
0155 ---- ea00                         cmp         R6, #0
0156 ---- be1b                         bnz         /done


                                       ; Transmit each bit in the data byte ...
0157 ---- b50e                         loop        #8, /byteLoopEnd

                                           ; Output the bit to SDA
0158 ---- fda1                             lsl         R7, #1
0159 8601 fc00                             tst         R7, #0x0100
015b ---- b602                             bz          /dataSdaLow
015c ---- 660f /dataSdaHigh:                   iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
015d ---- 8e02                             bra         /dataSdaDone
015e ---- 460f /dataSdaLow:                    iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
015f ---- fd47                             nop
               /dataSdaDone:
                                           ; Wait T_LOW
0160 ---- 53fa                             ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (7))
0161 ---- 1543                             jsr         I2cWaitDelay

                                           ; SCL = pull-up
0162 ---- 670f                             iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                           ; Wait for SCL stretching to end or time out
0163 ---- 1546                             jsr         I2cWaitSclStretch

                                           ; Wait T_HIGH
0164 ---- 53fd                             ld          R5, #-(I2C_BASE_DELAY - (I2C_WAIT_STRETCH_DELAY + 1))
0165 ---- 1543                             jsr         I2cWaitDelay

                                           ; SCL = driven low
0166 ---- 470f                             iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]
               /byteLoopEnd:

                                       ; Receive the ACK bit
                                       ; SDA = pull-up
0167 ---- 660f                         iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_LOW
0168 ---- 53f4                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
0169 ---- 1543                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
016a ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
016b ---- 1546                         jsr         I2cWaitSclStretch

                                       ; Wait T_HIGH
016c ---- 53fa                         ld          R5, #-((I2C_BASE_DELAY) - (3))
016d ---- 1543                         jsr         I2cWaitDelay

                                       ; Read and store the SDA value in the status word
016e ---- 2613                         iobtst      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SDA >> 3))]
016f ---- a601                         biob0       /ackSdaLow
0170 ---- e201                             or          R6, #0x01
               /ackSdaLow:
                                       ; SCL = driven low
0171 ---- 470f                         iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]


               /done:                  ; Done
0172 ---- adb7                         rts




               ; 3 + 5 CPU cycles = 16 clock cycles = 0.66 microsecond are added to the specified delay (parameter
               ; loading and timer configuration)
               ;
               ; PARAMETERS:
               ;     R7 = Delay
               ;     R6 = Prescaler exponent
               ;
               ; CLOBBERS:
               ;     R6
               FwDelay:
                                       ; Set the delay
0173 ---- fb0c                         out         R7, [#IOP_TIMER01_T0TARGET]

                                       ; Configure the timer (from clock, single-mode, prescaler exponent = R6)
0174 ---- eda4                         lsl         R6, #4
0175 ---- eb09                         out         R6, [#IOP_TIMER01_T0CFG]

                                       ; Start the timer, wait for it to trigger, and stop it
0176 ---- 640b                         iobset      #0, [#IOP_TIMER01_T0CTL]
0177 ---- cdb1                         wev1        #WEVSEL_TIMER0
0178 ---- adb7                         rts




               ; PARAMETERS:
               ;     R7 = Acknowledgment bit value, 0x0000 to transmit ACK, 0x0001 to transmit NAK
               ;     R6 = Status flags
               ;
               ; RETURN VALUES:
               ;     R7 = RX byte shift register
               ;     R6 = Updated status flags
               ;
               ; CLOBBERS:
               ;     R5
               I2cRxByte:
                                       ; Bail out if an error has occurred
0179 ---- ea00                         cmp         R6, #0
017a ---- be1c                         bnz         /done


                                       ; Receive each bit in the data byte ...
017b ---- b50b                         loop        #8, /byteLoopEnd

                                           ; SDA = pull-up
017c ---- 660f                             iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                           ; Wait T_LOW
017d ---- 53f5                             ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (2))
017e ---- 1543                             jsr         I2cWaitDelay

                                           ; SCL = pull-up
017f ---- 670f                             iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                           ; Wait for SCL stretching to end or time out
0180 ---- 1546                             jsr         I2cWaitSclStretch

                                           ; Wait T_HIGH
0181 ---- 53ff                             ld          R5, #-((I2C_BASE_DELAY) - (I2C_WAIT_STRETCH_DELAY + 3))
0182 ---- 1543                             jsr         I2cWaitDelay

                                           ; Read and store SDA
0183 ---- fda1                             lsl         R7, #1
0184 ---- 2613                             iobtst      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODIN + (AUXIO_I2C_SDA >> 3))]
0185 ---- a601                             biob0       /dataSdaLow
0186 ---- f201                                 or          R7, #0x01
               /dataSdaLow:
                                           ; SCL = driven low
0187 ---- 470f                             iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]
               /byteLoopEnd:

                                       ; Transmit the ACK bit, which is now in bit 8 of the shift register
                                       ; Output the bit to SDA
0188 8601 fc00                         tst         R7, #0x0100
018a ---- b602                         bz          /ackSdaLow
018b ---- 660f /ackSdaHigh:                iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
018c ---- 8e02                         bra         /ackSdaDone
018d ---- 460f /ackSdaLow:                 iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]
018e ---- fd47                         nop
               /ackSdaDone:
                                       ; Wait T_LOW
018f ---- 53f9                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (6))
0190 ---- 1543                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
0191 ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
0192 ---- 1546                         jsr         I2cWaitSclStretch

                                       ; Wait T_HIGH
0193 ---- 53fd                         ld          R5, #-((I2C_BASE_DELAY) - (I2C_WAIT_STRETCH_DELAY + 1))
0194 ---- 1543                         jsr         I2cWaitDelay

                                       ; SCL = driven low
0195 ---- 470f                         iobclr      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Mask the ACK bit in the received data
0196 ---- f0ff                         and         R7, #0xFF


               /done:                  ; Done
0197 ---- adb7                         rts




               ; CLOBBERS:
               ;     R5
               I2cStop:
                                       ; SDA = driven low
0198 ---- 460f                         iobclr      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_LOW
0199 ---- 53f4                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (1))
019a ---- 1543                         jsr         I2cWaitDelay

                                       ; SCL = pull-up
019b ---- 670f                         iobset      #(AUXIO_I2C_SCL & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SCL >> 3))]

                                       ; Wait for SCL stretching to end or time out
019c ---- 1546                         jsr         I2cWaitSclStretch

                                       ; Wait T_SU_STO
019d ---- 53fd                         ld          R5, #-((I2C_BASE_DELAY) - (I2C_WAIT_STRETCH_DELAY + 1))
019e ---- 1543                         jsr         I2cWaitDelay

                                       ; SDA = pull-up
019f ---- 660f                         iobset      #(AUXIO_I2C_SDA & 0x7), [#(IOP_AIODIO0_GPIODOUT + (AUXIO_I2C_SDA >> 3))]

                                       ; Wait T_BUF
01a0 ---- 53f5                         ld          R5, #-((I2C_BASE_DELAY + I2C_EXT_DELAY) - (2))
01a1 ---- 1543                         jsr         I2cWaitDelay

                                       ; Done
01a2 ---- adb7                         rts
               .segment end "Procedure Library"


; Generated by NATAN-MAIN at 2020-11-04 14:53:36.915
