<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\Testing_VHDL_Code\impl\gwsynthesis\Testing_VHDL_Code.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\Testing_VHDL_Code\src\Testing_VHDL_Code.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9QN88C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec  9 11:03:14 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>433</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>248</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>120</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>49</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>spi_master_inst/sclk_sig</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig_s2/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;" class = "error">114.156(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spi_master_inst/sclk_sig</td>
<td>50.000(MHz)</td>
<td>96.300(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>-14.036</td>
<td>34</td>
</tr>
<tr>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/sclk_sig</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/sclk_sig</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.315</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/state_3_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>8.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.454</td>
<td>ethercat_sm_inst/spi_address_8_s0/Q</td>
<td>spi_master_inst/mosi_sig_s1/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>7.780</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.346</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/state_2_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>7.672</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.281</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/bit_cnt_2_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>7.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.138</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/state_5_s1/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>7.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.942</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/bit_cnt_0_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>7.268</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.740</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/bit_cnt_1_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>7.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.740</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/state_4_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>7.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.230</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/bit_cnt_3_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>6.556</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.910</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/state_1_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>6.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.000</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/bit_cnt_4_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>5.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.961</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/state_0_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>5.287</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.280</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_1_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.280</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_2_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.280</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_3_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.280</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_4_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.280</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_5_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.178</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_30_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.349</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.178</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_31_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.349</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.132</td>
<td>ethercat_sm_inst/spi_address_5_s0/Q</td>
<td>spi_master_inst/bit_cnt_5_s2/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>2.000</td>
<td>-0.756</td>
<td>4.458</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.973</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>2.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.864</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_6_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.864</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_7_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.864</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_8_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.864</td>
<td>spi_master_inst/spi_ready_sig_s3/Q</td>
<td>ethercat_sm_inst/counter_9_s0/RESET</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>0.756</td>
<td>3.035</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.317</td>
<td>spi_master_inst/n83_s3/I0</td>
<td>spi_master_inst/sclk_sig_s2/D</td>
<td>spi_master_inst/sclk_sig:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.014</td>
<td>0.726</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>spi_master_inst/stop_counter_0_s0/Q</td>
<td>spi_master_inst/stop_counter_0_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>ethercat_sm_inst/counter_0_s1/Q</td>
<td>ethercat_sm_inst/counter_0_s1/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>spi_master_inst/counter_5_s0/Q</td>
<td>spi_master_inst/counter_5_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>spi_master_inst/bit_cnt_1_s2/Q</td>
<td>spi_master_inst/bit_cnt_1_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>spi_master_inst/state_4_s0/Q</td>
<td>spi_master_inst/state_4_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>spi_master_inst/counter_1_s0/Q</td>
<td>spi_master_inst/counter_1_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>spi_master_inst/counter_7_s0/Q</td>
<td>spi_master_inst/counter_7_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>spi_master_inst/bit_cnt_3_s2/Q</td>
<td>spi_master_inst/bit_cnt_3_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>spi_master_inst/bit_cnt_5_s2/Q</td>
<td>spi_master_inst/bit_cnt_5_s2/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>spi_master_inst/counter_3_s0/Q</td>
<td>spi_master_inst/counter_3_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.711</td>
<td>spi_master_inst/state_3_s0/Q</td>
<td>spi_master_inst/state_3_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>13</td>
<td>0.712</td>
<td>spi_master_inst/state_2_s0/Q</td>
<td>spi_master_inst/state_2_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_2_s0/Q</td>
<td>spi_master_inst/stop_counter_2_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_6_s0/Q</td>
<td>spi_master_inst/stop_counter_6_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_8_s0/Q</td>
<td>spi_master_inst/stop_counter_8_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_12_s0/Q</td>
<td>spi_master_inst/stop_counter_12_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_14_s0/Q</td>
<td>spi_master_inst/stop_counter_14_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_18_s0/Q</td>
<td>spi_master_inst/stop_counter_18_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_20_s0/Q</td>
<td>spi_master_inst/stop_counter_20_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_24_s0/Q</td>
<td>spi_master_inst/stop_counter_24_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_26_s0/Q</td>
<td>spi_master_inst/stop_counter_26_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>spi_master_inst/stop_counter_30_s0/Q</td>
<td>spi_master_inst/stop_counter_30_s0/D</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>spi_master_inst/sclk_sig:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_2_s0/Q</td>
<td>ethercat_sm_inst/counter_2_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>ethercat_sm_inst/counter_6_s0/Q</td>
<td>ethercat_sm_inst/counter_6_s0/D</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.519</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_0_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.438</td>
</tr>
<tr>
<td>2</td>
<td>5.519</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_5_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.438</td>
</tr>
<tr>
<td>3</td>
<td>5.519</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_7_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>2.438</td>
</tr>
<tr>
<td>4</td>
<td>6.016</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_1_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.940</td>
</tr>
<tr>
<td>5</td>
<td>6.016</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_2_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.940</td>
</tr>
<tr>
<td>6</td>
<td>6.016</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_3_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.940</td>
</tr>
<tr>
<td>7</td>
<td>6.016</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_4_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.940</td>
</tr>
<tr>
<td>8</td>
<td>6.016</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_6_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.940</td>
</tr>
<tr>
<td>9</td>
<td>6.030</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/sclk_sig_s2/PRESET</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>8.000</td>
<td>0.000</td>
<td>1.927</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.179</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/sclk_sig_s2/PRESET</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.191</td>
</tr>
<tr>
<td>2</td>
<td>1.190</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_1_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.203</td>
</tr>
<tr>
<td>3</td>
<td>1.190</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_2_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.203</td>
</tr>
<tr>
<td>4</td>
<td>1.190</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_3_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.203</td>
</tr>
<tr>
<td>5</td>
<td>1.190</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_4_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.203</td>
</tr>
<tr>
<td>6</td>
<td>1.190</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_6_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.203</td>
</tr>
<tr>
<td>7</td>
<td>1.378</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_0_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.391</td>
</tr>
<tr>
<td>8</td>
<td>1.378</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_5_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.391</td>
</tr>
<tr>
<td>9</td>
<td>1.378</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/Q</td>
<td>spi_master_inst/counter_7_s0/CLEAR</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.391</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>ethercat_sm_inst/counter_16_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.720</td>
<td>2.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.630</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>15.445</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>spi_master_inst/n496_s13/I2</td>
</tr>
<tr>
<td>16.071</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n496_s13/F</td>
</tr>
<tr>
<td>17.051</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>spi_master_inst/n496_s12/I0</td>
</tr>
<tr>
<td>18.083</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n496_s12/F</td>
</tr>
<tr>
<td>18.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>spi_master_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 50.931%; route: 3.782, 43.765%; tC2Q: 0.458, 5.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/mosi_sig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>ethercat_sm_inst/spi_address_8_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_8_s0/Q</td>
</tr>
<tr>
<td>11.356</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>spi_master_inst/n503_s10/I0</td>
</tr>
<tr>
<td>12.388</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n503_s10/F</td>
</tr>
<tr>
<td>13.193</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>spi_master_inst/n503_s9/I2</td>
</tr>
<tr>
<td>14.015</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n503_s9/F</td>
</tr>
<tr>
<td>14.020</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][A]</td>
<td>spi_master_inst/n503_s8/I3</td>
</tr>
<tr>
<td>15.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n503_s8/F</td>
</tr>
<tr>
<td>17.222</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">spi_master_inst/mosi_sig_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[A]</td>
<td>spi_master_inst/mosi_sig_s1/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/mosi_sig_s1</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[A]</td>
<td>spi_master_inst/mosi_sig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 37.957%; route: 4.369, 56.152%; tC2Q: 0.458, 5.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.630</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>15.445</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>spi_master_inst/n496_s13/I2</td>
</tr>
<tr>
<td>16.071</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n496_s13/F</td>
</tr>
<tr>
<td>16.082</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>spi_master_inst/n497_s12/I2</td>
</tr>
<tr>
<td>17.114</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n497_s12/F</td>
</tr>
<tr>
<td>17.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>spi_master_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 57.364%; route: 2.813, 36.661%; tC2Q: 0.458, 5.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.610</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>spi_master_inst/n494_s16/I0</td>
</tr>
<tr>
<td>15.658</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n494_s16/F</td>
</tr>
<tr>
<td>16.017</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>spi_master_inst/n489_s11/I1</td>
</tr>
<tr>
<td>17.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n489_s11/F</td>
</tr>
<tr>
<td>17.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>spi_master_inst/bit_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>spi_master_inst/bit_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.381, 57.594%; route: 2.767, 36.381%; tC2Q: 0.458, 6.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.610</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>spi_master_inst/n494_s16/I0</td>
</tr>
<tr>
<td>15.657</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n494_s16/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>spi_master_inst/n494_s12/I2</td>
</tr>
<tr>
<td>16.906</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n494_s12/F</td>
</tr>
<tr>
<td>16.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>spi_master_inst/state_5_s1/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_5_s1</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>spi_master_inst/state_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.170, 55.867%; route: 2.836, 37.992%; tC2Q: 0.458, 6.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.610</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>spi_master_inst/n494_s16/I0</td>
</tr>
<tr>
<td>15.657</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n494_s16/F</td>
</tr>
<tr>
<td>16.084</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>spi_master_inst/n493_s11/I2</td>
</tr>
<tr>
<td>16.710</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n493_s11/F</td>
</tr>
<tr>
<td>16.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>spi_master_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>spi_master_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.974, 54.677%; route: 2.836, 39.017%; tC2Q: 0.458, 6.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.610</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>spi_master_inst/n494_s16/I0</td>
</tr>
<tr>
<td>15.658</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n494_s16/F</td>
</tr>
<tr>
<td>15.686</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>spi_master_inst/n491_s11/I1</td>
</tr>
<tr>
<td>16.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n491_s11/F</td>
</tr>
<tr>
<td>16.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>spi_master_inst/bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.171, 59.030%; route: 2.437, 34.483%; tC2Q: 0.458, 6.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.610</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[3][A]</td>
<td>spi_master_inst/n494_s16/I0</td>
</tr>
<tr>
<td>15.658</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n494_s16/F</td>
</tr>
<tr>
<td>15.686</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/n495_s12/I1</td>
</tr>
<tr>
<td>16.508</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n495_s12/F</td>
</tr>
<tr>
<td>16.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.171, 59.030%; route: 2.437, 34.483%; tC2Q: 0.458, 6.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>spi_master_inst/n487_s14/I2</td>
</tr>
<tr>
<td>14.630</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n487_s14/F</td>
</tr>
<tr>
<td>14.966</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>spi_master_inst/n487_s11/I2</td>
</tr>
<tr>
<td>15.998</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n487_s11/F</td>
</tr>
<tr>
<td>15.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>spi_master_inst/bit_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 57.581%; route: 2.323, 35.428%; tC2Q: 0.458, 6.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>spi_master_inst/n498_s13/I0</td>
</tr>
<tr>
<td>14.630</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s13/F</td>
</tr>
<tr>
<td>14.646</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>spi_master_inst/n498_s12/I0</td>
</tr>
<tr>
<td>15.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s12/F</td>
</tr>
<tr>
<td>15.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>spi_master_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_1_s0</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>spi_master_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 60.534%; route: 2.003, 32.116%; tC2Q: 0.458, 7.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.292</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.314</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>spi_master_inst/n485_s12/I2</td>
</tr>
<tr>
<td>13.940</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n485_s12/F</td>
</tr>
<tr>
<td>13.945</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>spi_master_inst/n485_s11/I2</td>
</tr>
<tr>
<td>14.767</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n485_s11/F</td>
</tr>
<tr>
<td>14.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>spi_master_inst/bit_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>spi_master_inst/bit_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 63.261%; route: 1.498, 28.132%; tC2Q: 0.458, 8.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>spi_master_inst/n498_s18/I0</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s18/F</td>
</tr>
<tr>
<td>12.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>spi_master_inst/n498_s16/I3</td>
</tr>
<tr>
<td>13.272</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n498_s16/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>spi_master_inst/n499_s15/I1</td>
</tr>
<tr>
<td>14.729</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n499_s15/F</td>
</tr>
<tr>
<td>14.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>spi_master_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/state_0_s0</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>spi_master_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 55.478%; route: 1.895, 35.853%; tC2Q: 0.458, 8.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.648</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>ethercat_sm_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_1_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>ethercat_sm_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.241%; route: 2.190, 63.477%; tC2Q: 0.458, 13.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.648</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.241%; route: 2.190, 63.477%; tC2Q: 0.458, 13.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.648</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>ethercat_sm_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_3_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>ethercat_sm_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.241%; route: 2.190, 63.477%; tC2Q: 0.458, 13.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.648</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>ethercat_sm_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_4_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>ethercat_sm_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.241%; route: 2.190, 63.477%; tC2Q: 0.458, 13.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.648</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>ethercat_sm_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_5_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>ethercat_sm_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.241%; route: 2.190, 63.477%; tC2Q: 0.458, 13.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.547</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>ethercat_sm_inst/counter_30_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.948%; route: 2.089, 62.366%; tC2Q: 0.458, 13.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.547</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>ethercat_sm_inst/counter_31_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_31_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>ethercat_sm_inst/counter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 23.948%; route: 2.089, 62.366%; tC2Q: 0.458, 13.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>ethercat_sm_inst/spi_address_5_s0/CLK</td>
</tr>
<tr>
<td>9.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_address_5_s0/Q</td>
</tr>
<tr>
<td>11.366</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>spi_master_inst/n483_s15/I2</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n483_s15/F</td>
</tr>
<tr>
<td>12.801</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/n483_s13/I1</td>
</tr>
<tr>
<td>13.900</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n483_s13/F</td>
</tr>
<tr>
<td>13.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>12.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>12.168</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td>11.768</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 49.306%; route: 1.802, 40.413%; tC2Q: 0.458, 10.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.953</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/n181_s1/I2</td>
</tr>
<tr>
<td>34.985</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n181_s1/F</td>
</tr>
<tr>
<td>34.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td>33.012</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 37.022%; route: 1.297, 46.536%; tC2Q: 0.458, 16.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.233</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 26.422%; route: 1.775, 58.478%; tC2Q: 0.458, 15.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.233</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>ethercat_sm_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_7_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>ethercat_sm_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 26.422%; route: 1.775, 58.478%; tC2Q: 0.458, 15.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.233</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>ethercat_sm_inst/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 26.422%; route: 1.775, 58.478%; tC2Q: 0.458, 15.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_ready_sig_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>32.198</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>spi_master_inst/spi_ready_sig_s3/CLK</td>
</tr>
<tr>
<td>32.656</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_ready_sig_s3/Q</td>
</tr>
<tr>
<td>33.628</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>ethercat_sm_inst/n502_s0/I3</td>
</tr>
<tr>
<td>34.430</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n502_s0/F</td>
</tr>
<tr>
<td>35.233</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>33.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>ethercat_sm_inst/counter_9_s0/CLK</td>
</tr>
<tr>
<td>33.412</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ethercat_sm_inst/counter_9_s0</td>
</tr>
<tr>
<td>33.369</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>ethercat_sm_inst/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.198, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 26.422%; route: 1.775, 58.478%; tC2Q: 0.458, 15.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/n83_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/n83_s3/I0</td>
</tr>
<tr>
<td>0.726</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n83_s3/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td>1.044</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>spi_master_inst/stop_counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_0_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>spi_master_inst/n434_s2/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n434_s2/F</td>
</tr>
<tr>
<td>12.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>spi_master_inst/stop_counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>spi_master_inst/stop_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/n39_s3/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n39_s3/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>ethercat_sm_inst/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/n51_s2/I3</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n51_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>spi_master_inst/bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_1_s2/Q</td>
</tr>
<tr>
<td>11.892</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>spi_master_inst/n491_s11/I3</td>
</tr>
<tr>
<td>12.264</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n491_s11/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>spi_master_inst/bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>spi_master_inst/bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_4_s0/Q</td>
</tr>
<tr>
<td>11.892</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/n495_s12/I3</td>
</tr>
<tr>
<td>12.264</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n495_s12/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/state_4_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>spi_master_inst/state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/n55_s2/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n55_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/n49_s2/I2</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n49_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>spi_master_inst/bit_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R17C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_3_s2/Q</td>
</tr>
<tr>
<td>11.893</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>spi_master_inst/n487_s11/I3</td>
</tr>
<tr>
<td>12.265</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n487_s11/F</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>spi_master_inst/bit_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>spi_master_inst/bit_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_5_s2/Q</td>
</tr>
<tr>
<td>11.893</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/n483_s13/I3</td>
</tr>
<tr>
<td>12.265</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n483_s13/F</td>
</tr>
<tr>
<td>12.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/bit_cnt_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>spi_master_inst/bit_cnt_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/n53_s2/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n53_s2/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>spi_master_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>11.894</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>spi_master_inst/n496_s12/I1</td>
</tr>
<tr>
<td>12.266</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n496_s12/F</td>
</tr>
<tr>
<td>12.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>spi_master_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>spi_master_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>spi_master_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_2_s0/Q</td>
</tr>
<tr>
<td>11.896</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>spi_master_inst/n497_s12/I3</td>
</tr>
<tr>
<td>12.268</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n497_s12/F</td>
</tr>
<tr>
<td>12.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>spi_master_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>spi_master_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>spi_master_inst/stop_counter_2_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_2_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C6[1][A]</td>
<td>spi_master_inst/n432_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n432_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>spi_master_inst/stop_counter_2_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>spi_master_inst/stop_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/stop_counter_6_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_6_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/n428_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n428_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/stop_counter_6_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>spi_master_inst/stop_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_8_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/n426_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n426_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>spi_master_inst/stop_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_12_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/n422_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n422_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>spi_master_inst/stop_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_14_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C8[1][A]</td>
<td>spi_master_inst/n420_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n420_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>spi_master_inst/stop_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_18_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/n416_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n416_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>spi_master_inst/stop_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_20_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C9[1][A]</td>
<td>spi_master_inst/n414_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n414_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>spi_master_inst/stop_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_24_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C10[0][A]</td>
<td>spi_master_inst/n410_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n410_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>spi_master_inst/stop_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C10[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_26_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C10[1][A]</td>
<td>spi_master_inst/n408_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n408_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[1][A]</td>
<td>spi_master_inst/stop_counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/sclk_sig:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0/CLK</td>
</tr>
<tr>
<td>11.889</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_30_s0/Q</td>
</tr>
<tr>
<td>11.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C11[0][A]</td>
<td>spi_master_inst/n404_s/I1</td>
</tr>
<tr>
<td>12.285</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n404_s/SUM</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/stop_counter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/sclk_sig</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>49</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/Q</td>
</tr>
<tr>
<td>11.555</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0/CLK</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>spi_master_inst/stop_counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C5[1][A]</td>
<td>ethercat_sm_inst/n37_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n37_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>ethercat_sm_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C6[0][A]</td>
<td>ethercat_sm_inst/n33_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">ethercat_sm_inst/n33_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>ethercat_sm_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.880</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>spi_master_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.198%; tC2Q: 0.458, 18.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.880</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.198%; tC2Q: 0.458, 18.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.880</td>
<td>1.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.979, 81.198%; tC2Q: 0.458, 18.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.482, 76.380%; tC2Q: 0.458, 23.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.482, 76.380%; tC2Q: 0.458, 23.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.482, 76.380%; tC2Q: 0.458, 23.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.482, 76.380%; tC2Q: 0.458, 23.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>spi_master_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.482, 76.380%; tC2Q: 0.458, 23.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>3.369</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>9.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.468, 76.213%; tC2Q: 0.458, 23.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/sclk_sig_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>spi_master_inst/sclk_sig_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.858, 72.018%; tC2Q: 0.333, 27.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 72.280%; tC2Q: 0.333, 27.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 72.280%; tC2Q: 0.333, 27.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>spi_master_inst/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 72.280%; tC2Q: 0.333, 27.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>spi_master_inst/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>spi_master_inst/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 72.280%; tC2Q: 0.333, 27.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.216</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>spi_master_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>spi_master_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 72.280%; tC2Q: 0.333, 27.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.405</td>
<td>1.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>spi_master_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>spi_master_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.058, 76.036%; tC2Q: 0.333, 23.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.405</td>
<td>1.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.058, 76.036%; tC2Q: 0.333, 23.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>ethercat_sm_inst/spi_launch_sig_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>oscillator/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>ethercat_sm_inst/spi_launch_sig_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">ethercat_sm_inst/spi_launch_sig_s0/Q</td>
</tr>
<tr>
<td>2.405</td>
<td>1.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>45</td>
<td>R30C0</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.058, 76.036%; tC2Q: 0.333, 23.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethercat_sm_inst/counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ethercat_sm_inst/counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ethercat_sm_inst/counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>6.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oscillator/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>oscillator/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>9.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/counter_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>49</td>
<td>sclk_sig</td>
<td>1.905</td>
<td>2.512</td>
</tr>
<tr>
<td>45</td>
<td>osc_clk</td>
<td>-6.315</td>
<td>2.044</td>
</tr>
<tr>
<td>42</td>
<td>state[0]</td>
<td>15.258</td>
<td>2.986</td>
</tr>
<tr>
<td>33</td>
<td>n502_4</td>
<td>-2.280</td>
<td>1.486</td>
</tr>
<tr>
<td>32</td>
<td>n442_4</td>
<td>12.182</td>
<td>1.485</td>
</tr>
<tr>
<td>16</td>
<td>spi_launch</td>
<td>-3.289</td>
<td>1.473</td>
</tr>
<tr>
<td>12</td>
<td>state[1]</td>
<td>14.214</td>
<td>0.851</td>
</tr>
<tr>
<td>8</td>
<td>bit_cnt[0]</td>
<td>11.569</td>
<td>0.994</td>
</tr>
<tr>
<td>8</td>
<td>state[3]</td>
<td>14.249</td>
<td>1.335</td>
</tr>
<tr>
<td>8</td>
<td>state[5]</td>
<td>14.437</td>
<td>0.820</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C6</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C8</td>
<td>81.94%</td>
</tr>
<tr>
<td>R8C9</td>
<td>81.94%</td>
</tr>
<tr>
<td>R21C9</td>
<td>79.17%</td>
</tr>
<tr>
<td>R8C7</td>
<td>77.78%</td>
</tr>
<tr>
<td>R21C10</td>
<td>77.78%</td>
</tr>
<tr>
<td>R21C7</td>
<td>77.78%</td>
</tr>
<tr>
<td>R21C8</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C5</td>
<td>72.22%</td>
</tr>
<tr>
<td>R8C5</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
