Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\Drinkomat_2021\WQLT\PCB_WQLT.PcbDoc
Date     : 6. 7. 2021
Time     : 12:53:35

Processing Rule : Clearance Constraint (Gap=0mil) (InNet('No Net')),(InNet('No Net'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=1mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=393.701mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=5mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-1(60.733mil,328.242mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-10(-47.839mil,275.348mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-11(-33.919mil,261.428mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-12(-20mil,247.509mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-13(18.974mil,247.509mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-14(32.894mil,261.428mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-15(46.813mil,275.348mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-16(60.733mil,289.267mil) on Top Layer And Pad IC16-17(-0.513mil,308.755mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-2(46.813mil,342.161mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-3(32.894mil,356.08mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-4(18.974mil,370mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-5(-20mil,370mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-6(-33.919mil,356.08mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-7(-47.839mil,342.161mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-8(-61.758mil,328.242mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad IC16-17(-0.513mil,308.755mil) on Top Layer And Pad IC16-9(-61.758mil,289.267mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad USB1-SH1(-992.126mil,1494.449mil) on Top Layer And Pad USB1-SH3(-987.697mil,1585mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 5mil) Between Pad USB1-SH2(-1212.598mil,1494.449mil) on Top Layer And Pad USB1-SH6(-1217.028mil,1585mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :18

Processing Rule : Silk To Solder Mask (Clearance=5mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.062mil < 5mil) Between Arc (-1545mil,695mil) on Top Overlay And Pad 3V3-1(-1545mil,695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.062mil < 5mil) Between Arc (-1545mil,695mil) on Top Overlay And Pad 3V3-1(-1545mil,695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.062mil < 5mil) Between Arc (-2010mil,685mil) on Top Overlay And Pad 5V-1(-2010mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.062mil < 5mil) Between Arc (-2010mil,685mil) on Top Overlay And Pad 5V-1(-2010mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.062mil < 5mil) Between Arc (-2465mil,685mil) on Top Overlay And Pad GND-1(-2465mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.062mil < 5mil) Between Arc (-2465mil,685mil) on Top Overlay And Pad GND-1(-2465mil,685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C10-1(-1945mil,893.819mil) on Top Layer And Track (-1912.52mil,882.008mil)(-1912.52mil,1007.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C10-1(-1945mil,893.819mil) on Top Layer And Track (-1977.48mil,882.008mil)(-1977.48mil,1007.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C10-2(-1945mil,996.181mil) on Top Layer And Track (-1912.52mil,882.008mil)(-1912.52mil,1007.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C10-2(-1945mil,996.181mil) on Top Layer And Track (-1977.48mil,882.008mil)(-1977.48mil,1007.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C5-1(-1288.504mil,936.181mil) on Top Layer And Track (-1256.024mil,822.008mil)(-1256.024mil,947.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C5-1(-1288.504mil,936.181mil) on Top Layer And Track (-1320.984mil,822.008mil)(-1320.984mil,947.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C5-2(-1288.504mil,833.819mil) on Top Layer And Track (-1256.024mil,822.008mil)(-1256.024mil,947.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 5mil) Between Pad C5-2(-1288.504mil,833.819mil) on Top Layer And Track (-1320.984mil,822.008mil)(-1320.984mil,947.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.31mil < 5mil) Between Pad Free-Hole(-1465.551mil,1216.535mil) on Multi-Layer And Text "C7" (-1440mil,1105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.376mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1449.52mil,1297mil)(1451.52mil,1297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.479mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1449.52mil,1298mil)(1451.52mil,1298mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.479mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.479mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1449.52mil,1299mil)(1451.52mil,1299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.479mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.802mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1450.52mil,1295mil)(1452.52mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.802mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.344mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1450.52mil,1296mil)(1452.52mil,1296mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.419mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1451.52mil,1294mil)(1453.52mil,1294mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.419mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.897mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1452.52mil,1292mil)(1455.52mil,1292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.78mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1452.52mil,1293mil)(1454.52mil,1293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.007mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1453.52mil,1291mil)(1456.52mil,1291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.117mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1454.52mil,1290mil)(1457.52mil,1290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.117mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.227mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1455.52mil,1289mil)(1458.52mil,1289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1457.52mil,1288mil)(1460.52mil,1288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1458.52mil,1287mil)(1464.52mil,1287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.849mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1461.52mil,1286mil)(1752.52mil,1286mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.332mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1468.52mil,1300mil)(1472.52mil,1300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.338mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1470.52mil,1299mil)(1475.52mil,1299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.521mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1472.52mil,1298mil)(1740.52mil,1298mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.852mil < 5mil) Between Pad Free-Hole(1465.551mil,1216.535mil) on Multi-Layer And Track (1477.52mil,1297mil)(1736.52mil,1297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R10-1(-1065.158mil,1330.945mil) on Top Layer And Track (-1051.378mil,1352.598mil)(-1051.378mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R10-1(-1065.158mil,1330.945mil) on Top Layer And Track (-1078.937mil,1352.598mil)(-1078.937mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R10-2(-1065.158mil,1390mil) on Top Layer And Track (-1051.378mil,1352.598mil)(-1051.378mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R10-2(-1065.158mil,1390mil) on Top Layer And Track (-1078.937mil,1352.598mil)(-1078.937mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R1-1(-639.764mil,1288.583mil) on Top Layer And Track (-618.11mil,1274.803mil)(-602.362mil,1274.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R1-1(-639.764mil,1288.583mil) on Top Layer And Track (-618.11mil,1302.362mil)(-602.362mil,1302.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R11-1(-1116.339mil,1330.945mil) on Top Layer And Track (-1102.559mil,1352.598mil)(-1102.559mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R11-1(-1116.339mil,1330.945mil) on Top Layer And Track (-1130.118mil,1352.598mil)(-1130.118mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R11-2(-1116.339mil,1390mil) on Top Layer And Track (-1102.559mil,1352.598mil)(-1102.559mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R11-2(-1116.339mil,1390mil) on Top Layer And Track (-1130.118mil,1352.598mil)(-1130.118mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R1-2(-580.709mil,1288.583mil) on Top Layer And Track (-618.11mil,1274.803mil)(-602.362mil,1274.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R1-2(-580.709mil,1288.583mil) on Top Layer And Track (-618.11mil,1302.362mil)(-602.362mil,1302.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R12-1(-912.598mil,880.472mil) on Top Layer And Track (-898.819mil,902.126mil)(-898.819mil,917.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R12-1(-912.598mil,880.472mil) on Top Layer And Track (-926.378mil,902.126mil)(-926.378mil,917.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R12-2(-912.598mil,939.528mil) on Top Layer And Track (-898.819mil,902.126mil)(-898.819mil,917.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R12-2(-912.598mil,939.528mil) on Top Layer And Track (-926.378mil,902.126mil)(-926.378mil,917.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R13-1(-1280mil,1130.473mil) on Top Layer And Track (-1266.22mil,1152.126mil)(-1266.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R13-1(-1280mil,1130.473mil) on Top Layer And Track (-1293.78mil,1152.126mil)(-1293.78mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R13-2(-1280mil,1189.528mil) on Top Layer And Track (-1266.22mil,1152.126mil)(-1266.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R13-2(-1280mil,1189.528mil) on Top Layer And Track (-1293.78mil,1152.126mil)(-1293.78mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R14-1(-855mil,884.528mil) on Top Layer And Track (-841.22mil,847.126mil)(-841.22mil,862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R14-1(-855mil,884.528mil) on Top Layer And Track (-868.779mil,847.126mil)(-868.779mil,862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R14-2(-855mil,825.472mil) on Top Layer And Track (-841.22mil,847.126mil)(-841.22mil,862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R14-2(-855mil,825.472mil) on Top Layer And Track (-868.779mil,847.126mil)(-868.779mil,862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R15-1(-885mil,1189.055mil) on Top Layer And Track (-871.221mil,1151.653mil)(-871.221mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R15-1(-885mil,1189.055mil) on Top Layer And Track (-898.78mil,1151.653mil)(-898.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R15-2(-885mil,1130mil) on Top Layer And Track (-871.221mil,1151.653mil)(-871.221mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R15-2(-885mil,1130mil) on Top Layer And Track (-898.78mil,1151.653mil)(-898.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R16-1(-825mil,1189.527mil) on Top Layer And Track (-811.22mil,1152.126mil)(-811.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R16-1(-825mil,1189.527mil) on Top Layer And Track (-838.779mil,1152.126mil)(-838.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R16-2(-825mil,1130.472mil) on Top Layer And Track (-811.22mil,1152.126mil)(-811.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R16-2(-825mil,1130.472mil) on Top Layer And Track (-838.779mil,1152.126mil)(-838.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R17-1(1789.527mil,307.959mil) on Top Layer And Track (1752.126mil,294.18mil)(1767.874mil,294.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R17-1(1789.527mil,307.959mil) on Top Layer And Track (1752.126mil,321.739mil)(1767.874mil,321.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R17-2(1730.472mil,307.959mil) on Top Layer And Track (1752.126mil,294.18mil)(1767.874mil,294.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R17-2(1730.472mil,307.959mil) on Top Layer And Track (1752.126mil,321.739mil)(1767.874mil,321.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R18-1(1791.762mil,485mil) on Top Layer And Track (1754.361mil,471.22mil)(1770.109mil,471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R18-1(1791.762mil,485mil) on Top Layer And Track (1754.361mil,498.779mil)(1770.109mil,498.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R18-2(1732.707mil,485mil) on Top Layer And Track (1754.361mil,471.22mil)(1770.109mil,471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R18-2(1732.707mil,485mil) on Top Layer And Track (1754.361mil,498.779mil)(1770.109mil,498.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.624mil < 5mil) Between Pad R19-1(1730.473mil,357.66mil) on Top Layer And Text "R20" (1722.52mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R19-1(1730.473mil,357.66mil) on Top Layer And Track (1752.126mil,343.88mil)(1767.874mil,343.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R19-1(1730.473mil,357.66mil) on Top Layer And Track (1752.126mil,371.439mil)(1767.874mil,371.439mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.624mil < 5mil) Between Pad R19-2(1789.528mil,357.66mil) on Top Layer And Text "R20" (1722.52mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R19-2(1789.528mil,357.66mil) on Top Layer And Track (1752.126mil,343.88mil)(1767.874mil,343.88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R19-2(1789.528mil,357.66mil) on Top Layer And Track (1752.126mil,371.439mil)(1767.874mil,371.439mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.693mil < 5mil) Between Pad R20-1(1732.707mil,436.4mil) on Top Layer And Text "R20" (1722.52mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R20-1(1732.707mil,436.4mil) on Top Layer And Track (1754.361mil,422.62mil)(1770.109mil,422.62mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R20-1(1732.707mil,436.4mil) on Top Layer And Track (1754.361mil,450.179mil)(1770.109mil,450.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.693mil < 5mil) Between Pad R20-2(1791.762mil,436.4mil) on Top Layer And Text "R20" (1722.52mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R20-2(1791.762mil,436.4mil) on Top Layer And Track (1754.361mil,422.62mil)(1770.109mil,422.62mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R20-2(1791.762mil,436.4mil) on Top Layer And Track (1754.361mil,450.179mil)(1770.109mil,450.179mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R2-1(822.362mil,810mil) on Top Layer And Track (844.016mil,796.221mil)(859.764mil,796.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R2-1(822.362mil,810mil) on Top Layer And Track (844.016mil,823.78mil)(859.764mil,823.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R2-2(881.417mil,810mil) on Top Layer And Track (844.016mil,796.221mil)(859.764mil,796.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R2-2(881.417mil,810mil) on Top Layer And Track (844.016mil,823.78mil)(859.764mil,823.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R3-1(558.583mil,810mil) on Top Layer And Track (580.236mil,796.221mil)(595.984mil,796.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R3-1(558.583mil,810mil) on Top Layer And Track (580.236mil,823.78mil)(595.984mil,823.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R3-2(617.638mil,810mil) on Top Layer And Track (580.236mil,796.221mil)(595.984mil,796.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R3-2(617.638mil,810mil) on Top Layer And Track (580.236mil,823.78mil)(595.984mil,823.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R32-1(1164.843mil,31.535mil) on Top Layer And Track (1151.063mil,53.189mil)(1151.063mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R32-1(1164.843mil,31.535mil) on Top Layer And Track (1178.622mil,53.189mil)(1178.622mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R32-2(1164.843mil,90.59mil) on Top Layer And Track (1151.063mil,53.189mil)(1151.063mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R32-2(1164.843mil,90.59mil) on Top Layer And Track (1178.622mil,53.189mil)(1178.622mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R33-1(1164.843mil,-413.386mil) on Top Layer And Track (1186.496mil,-399.606mil)(1202.244mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R33-1(1164.843mil,-413.386mil) on Top Layer And Track (1186.496mil,-427.165mil)(1202.244mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R33-2(1223.898mil,-413.386mil) on Top Layer And Track (1186.496mil,-399.606mil)(1202.244mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R33-2(1223.898mil,-413.386mil) on Top Layer And Track (1186.496mil,-427.165mil)(1202.244mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R34-1(1113.898mil,31.535mil) on Top Layer And Track (1100.118mil,53.189mil)(1100.118mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R34-1(1113.898mil,31.535mil) on Top Layer And Track (1127.677mil,53.189mil)(1127.677mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R34-2(1113.898mil,90.59mil) on Top Layer And Track (1100.118mil,53.189mil)(1100.118mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R34-2(1113.898mil,90.59mil) on Top Layer And Track (1127.677mil,53.189mil)(1127.677mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R35-1(1113.898mil,-413.386mil) on Top Layer And Track (1076.496mil,-399.606mil)(1092.244mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R35-1(1113.898mil,-413.386mil) on Top Layer And Track (1076.496mil,-427.165mil)(1092.244mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R35-2(1054.843mil,-413.386mil) on Top Layer And Track (1076.496mil,-399.606mil)(1092.244mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R35-2(1054.843mil,-413.386mil) on Top Layer And Track (1076.496mil,-427.165mil)(1092.244mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R36-1(939.961mil,-413.386mil) on Top Layer And Track (961.614mil,-399.606mil)(977.362mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R36-1(939.961mil,-413.386mil) on Top Layer And Track (961.614mil,-427.165mil)(977.362mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R36-2(999.016mil,-413.386mil) on Top Layer And Track (961.614mil,-399.606mil)(977.362mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R36-2(999.016mil,-413.386mil) on Top Layer And Track (961.614mil,-427.165mil)(977.362mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R37-1(874.882mil,-194.843mil) on Top Layer And Track (837.48mil,-181.063mil)(853.228mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R37-1(874.882mil,-194.843mil) on Top Layer And Track (837.48mil,-208.622mil)(853.228mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R37-2(815.827mil,-194.843mil) on Top Layer And Track (837.48mil,-181.063mil)(853.228mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R37-2(815.827mil,-194.843mil) on Top Layer And Track (837.48mil,-208.622mil)(853.228mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R38-1(815.827mil,-253.898mil) on Top Layer And Track (837.48mil,-240.118mil)(853.228mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R38-1(815.827mil,-253.898mil) on Top Layer And Track (837.48mil,-267.677mil)(853.228mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R38-2(874.882mil,-253.898mil) on Top Layer And Track (837.48mil,-240.118mil)(853.228mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R38-2(874.882mil,-253.898mil) on Top Layer And Track (837.48mil,-267.677mil)(853.228mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R39-1(999.016mil,90.591mil) on Top Layer And Track (1012.795mil,53.189mil)(1012.795mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R39-1(999.016mil,90.591mil) on Top Layer And Track (985.236mil,53.189mil)(985.236mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R39-2(999.016mil,31.535mil) on Top Layer And Track (1012.795mil,53.189mil)(1012.795mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R39-2(999.016mil,31.535mil) on Top Layer And Track (985.236mil,53.189mil)(985.236mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R40-1(1165.354mil,161.457mil) on Top Layer And Track (1151.575mil,183.11mil)(1151.575mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R40-1(1165.354mil,161.457mil) on Top Layer And Track (1179.134mil,183.11mil)(1179.134mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R40-2(1165.354mil,220.512mil) on Top Layer And Track (1151.575mil,183.11mil)(1151.575mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R40-2(1165.354mil,220.512mil) on Top Layer And Track (1179.134mil,183.11mil)(1179.134mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R4-1(490mil,1030.473mil) on Top Layer And Track (476.22mil,1052.126mil)(476.22mil,1067.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R4-1(490mil,1030.473mil) on Top Layer And Track (503.779mil,1052.126mil)(503.779mil,1067.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R41-1(-1850.906mil,31.535mil) on Top Layer And Track (-1837.126mil,53.189mil)(-1837.126mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R41-1(-1850.906mil,31.535mil) on Top Layer And Track (-1864.685mil,53.189mil)(-1864.685mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R41-2(-1850.906mil,90.591mil) on Top Layer And Track (-1837.126mil,53.189mil)(-1837.126mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R41-2(-1850.906mil,90.591mil) on Top Layer And Track (-1864.685mil,53.189mil)(-1864.685mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R4-2(490mil,1089.528mil) on Top Layer And Track (476.22mil,1052.126mil)(476.22mil,1067.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R4-2(490mil,1089.528mil) on Top Layer And Track (503.779mil,1052.126mil)(503.779mil,1067.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R42-1(-1850.906mil,-413.386mil) on Top Layer And Track (-1829.252mil,-399.606mil)(-1813.504mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R42-1(-1850.906mil,-413.386mil) on Top Layer And Track (-1829.252mil,-427.165mil)(-1813.504mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R42-2(-1791.85mil,-413.386mil) on Top Layer And Track (-1829.252mil,-399.606mil)(-1813.504mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R42-2(-1791.85mil,-413.386mil) on Top Layer And Track (-1829.252mil,-427.165mil)(-1813.504mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R43-1(-1901.851mil,31.535mil) on Top Layer And Track (-1888.071mil,53.189mil)(-1888.071mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R43-1(-1901.851mil,31.535mil) on Top Layer And Track (-1915.63mil,53.189mil)(-1915.63mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R43-2(-1901.851mil,90.591mil) on Top Layer And Track (-1888.071mil,53.189mil)(-1888.071mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R43-2(-1901.851mil,90.591mil) on Top Layer And Track (-1915.63mil,53.189mil)(-1915.63mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R44-1(-1901.851mil,-413.386mil) on Top Layer And Track (-1939.252mil,-399.606mil)(-1923.504mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R44-1(-1901.851mil,-413.386mil) on Top Layer And Track (-1939.252mil,-427.165mil)(-1923.504mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R44-2(-1960.906mil,-413.386mil) on Top Layer And Track (-1939.252mil,-399.606mil)(-1923.504mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R44-2(-1960.906mil,-413.386mil) on Top Layer And Track (-1939.252mil,-427.165mil)(-1923.504mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R45-1(-2075.787mil,-413.386mil) on Top Layer And Track (-2054.134mil,-399.606mil)(-2038.386mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R45-1(-2075.787mil,-413.386mil) on Top Layer And Track (-2054.134mil,-427.165mil)(-2038.386mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R45-2(-2016.732mil,-413.386mil) on Top Layer And Track (-2054.134mil,-399.606mil)(-2038.386mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R45-2(-2016.732mil,-413.386mil) on Top Layer And Track (-2054.134mil,-427.165mil)(-2038.386mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R46-1(-2140.866mil,-194.843mil) on Top Layer And Track (-2178.268mil,-181.063mil)(-2162.52mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R46-1(-2140.866mil,-194.843mil) on Top Layer And Track (-2178.268mil,-208.622mil)(-2162.52mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R46-2(-2199.921mil,-194.843mil) on Top Layer And Track (-2178.268mil,-181.063mil)(-2162.52mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R46-2(-2199.921mil,-194.843mil) on Top Layer And Track (-2178.268mil,-208.622mil)(-2162.52mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R47-1(-2199.921mil,-253.898mil) on Top Layer And Track (-2178.268mil,-240.118mil)(-2162.52mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R47-1(-2199.921mil,-253.898mil) on Top Layer And Track (-2178.268mil,-267.677mil)(-2162.52mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R47-2(-2140.866mil,-253.898mil) on Top Layer And Track (-2178.268mil,-240.118mil)(-2162.52mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R47-2(-2140.866mil,-253.898mil) on Top Layer And Track (-2178.268mil,-267.677mil)(-2162.52mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R48-1(-2016.732mil,90.591mil) on Top Layer And Track (-2002.953mil,53.189mil)(-2002.953mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R48-1(-2016.732mil,90.591mil) on Top Layer And Track (-2030.512mil,53.189mil)(-2030.512mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R48-2(-2016.732mil,31.535mil) on Top Layer And Track (-2002.953mil,53.189mil)(-2002.953mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R48-2(-2016.732mil,31.535mil) on Top Layer And Track (-2030.512mil,53.189mil)(-2030.512mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R49-1(-1850.394mil,161.457mil) on Top Layer And Track (-1836.614mil,183.11mil)(-1836.614mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R49-1(-1850.394mil,161.457mil) on Top Layer And Track (-1864.173mil,183.11mil)(-1864.173mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R49-2(-1850.394mil,220.512mil) on Top Layer And Track (-1836.614mil,183.11mil)(-1836.614mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R49-2(-1850.394mil,220.512mil) on Top Layer And Track (-1864.173mil,183.11mil)(-1864.173mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R50-1(-252.48mil,31.535mil) on Top Layer And Track (-238.701mil,53.189mil)(-238.701mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R50-1(-252.48mil,31.535mil) on Top Layer And Track (-266.26mil,53.189mil)(-266.26mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R50-2(-252.48mil,90.59mil) on Top Layer And Track (-238.701mil,53.189mil)(-238.701mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R50-2(-252.48mil,90.59mil) on Top Layer And Track (-266.26mil,53.189mil)(-266.26mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R5-1(490mil,1297.638mil) on Top Layer And Track (476.22mil,1260.236mil)(476.22mil,1275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R5-1(490mil,1297.638mil) on Top Layer And Track (503.779mil,1260.236mil)(503.779mil,1275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R51-1(-252.48mil,-413.386mil) on Top Layer And Track (-230.827mil,-399.606mil)(-215.079mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R51-1(-252.48mil,-413.386mil) on Top Layer And Track (-230.827mil,-427.165mil)(-215.079mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R51-2(-193.425mil,-413.386mil) on Top Layer And Track (-230.827mil,-399.606mil)(-215.079mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R51-2(-193.425mil,-413.386mil) on Top Layer And Track (-230.827mil,-427.165mil)(-215.079mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R5-2(490mil,1238.583mil) on Top Layer And Track (476.22mil,1260.236mil)(476.22mil,1275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R5-2(490mil,1238.583mil) on Top Layer And Track (503.779mil,1260.236mil)(503.779mil,1275.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R52-1(-303.425mil,31.535mil) on Top Layer And Track (-289.646mil,53.189mil)(-289.646mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R52-1(-303.425mil,31.535mil) on Top Layer And Track (-317.205mil,53.189mil)(-317.205mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R52-2(-303.425mil,90.59mil) on Top Layer And Track (-289.646mil,53.189mil)(-289.646mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R52-2(-303.425mil,90.59mil) on Top Layer And Track (-317.205mil,53.189mil)(-317.205mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R53-1(-303.425mil,-413.386mil) on Top Layer And Track (-340.827mil,-399.606mil)(-325.079mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R53-1(-303.425mil,-413.386mil) on Top Layer And Track (-340.827mil,-427.165mil)(-325.079mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R53-2(-362.48mil,-413.386mil) on Top Layer And Track (-340.827mil,-399.606mil)(-325.079mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R53-2(-362.48mil,-413.386mil) on Top Layer And Track (-340.827mil,-427.165mil)(-325.079mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R54-1(-477.362mil,-413.386mil) on Top Layer And Track (-455.709mil,-399.606mil)(-439.961mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R54-1(-477.362mil,-413.386mil) on Top Layer And Track (-455.709mil,-427.165mil)(-439.961mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R54-2(-418.307mil,-413.386mil) on Top Layer And Track (-455.709mil,-399.606mil)(-439.961mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R54-2(-418.307mil,-413.386mil) on Top Layer And Track (-455.709mil,-427.165mil)(-439.961mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R55-1(-542.441mil,-194.843mil) on Top Layer And Track (-579.842mil,-181.063mil)(-564.094mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R55-1(-542.441mil,-194.843mil) on Top Layer And Track (-579.842mil,-208.622mil)(-564.094mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R55-2(-601.496mil,-194.843mil) on Top Layer And Track (-579.842mil,-181.063mil)(-564.094mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R55-2(-601.496mil,-194.843mil) on Top Layer And Track (-579.842mil,-208.622mil)(-564.094mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R56-1(-601.496mil,-253.898mil) on Top Layer And Track (-579.843mil,-240.118mil)(-564.095mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R56-1(-601.496mil,-253.898mil) on Top Layer And Track (-579.843mil,-267.677mil)(-564.095mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R56-2(-542.441mil,-253.898mil) on Top Layer And Track (-579.843mil,-240.118mil)(-564.095mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R56-2(-542.441mil,-253.898mil) on Top Layer And Track (-579.843mil,-267.677mil)(-564.095mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R57-1(-418.307mil,90.591mil) on Top Layer And Track (-404.528mil,53.189mil)(-404.528mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R57-1(-418.307mil,90.591mil) on Top Layer And Track (-432.087mil,53.189mil)(-432.087mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R57-2(-418.307mil,31.535mil) on Top Layer And Track (-404.528mil,53.189mil)(-404.528mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R57-2(-418.307mil,31.535mil) on Top Layer And Track (-432.087mil,53.189mil)(-432.087mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R58-1(-251.969mil,161.457mil) on Top Layer And Track (-238.189mil,183.11mil)(-238.189mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R58-1(-251.969mil,161.457mil) on Top Layer And Track (-265.748mil,183.11mil)(-265.748mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R58-2(-251.969mil,220.512mil) on Top Layer And Track (-238.189mil,183.11mil)(-238.189mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R58-2(-251.969mil,220.512mil) on Top Layer And Track (-265.748mil,183.11mil)(-265.748mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R59-1(2054.606mil,31.535mil) on Top Layer And Track (2040.827mil,53.189mil)(2040.827mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R59-1(2054.606mil,31.535mil) on Top Layer And Track (2068.386mil,53.189mil)(2068.386mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R59-2(2054.606mil,90.591mil) on Top Layer And Track (2040.827mil,53.189mil)(2040.827mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R59-2(2054.606mil,90.591mil) on Top Layer And Track (2068.386mil,53.189mil)(2068.386mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R60-1(85.249mil,409.121mil) on Top Layer And Track (49.059mil,425.824mil)(60.194mil,414.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.867mil < 5mil) Between Pad R60-1(85.249mil,409.121mil) on Top Layer And Track (68.546mil,445.311mil)(79.681mil,434.176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R60-2(43.491mil,450.879mil) on Top Layer And Track (49.059mil,425.824mil)(60.194mil,414.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R60-2(43.491mil,450.879mil) on Top Layer And Track (68.546mil,445.311mil)(79.681mil,434.176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R6-1(264.37mil,535mil) on Top Layer And Track (286.024mil,521.221mil)(301.772mil,521.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R6-1(264.37mil,535mil) on Top Layer And Track (286.024mil,548.78mil)(301.772mil,548.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R61-1(-60.879mil,409.121mil) on Top Layer And Track (-35.824mil,414.689mil)(-24.689mil,425.824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R61-1(-60.879mil,409.121mil) on Top Layer And Track (-55.311mil,434.176mil)(-44.176mil,445.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R61-2(-19.121mil,450.879mil) on Top Layer And Track (-35.824mil,414.689mil)(-24.689mil,425.824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R61-2(-19.121mil,450.879mil) on Top Layer And Track (-55.311mil,434.176mil)(-44.176mil,445.312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R6-2(323.425mil,535mil) on Top Layer And Track (286.024mil,521.221mil)(301.772mil,521.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R6-2(323.425mil,535mil) on Top Layer And Track (286.024mil,548.78mil)(301.772mil,548.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R62-1(-94.121mil,375.879mil) on Top Layer And Track (-110.824mil,339.688mil)(-99.689mil,350.824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R62-1(-94.121mil,375.879mil) on Top Layer And Track (-130.311mil,359.176mil)(-119.176mil,370.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R62-2(-135.879mil,334.121mil) on Top Layer And Track (-110.824mil,339.688mil)(-99.689mil,350.824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R62-2(-135.879mil,334.121mil) on Top Layer And Track (-130.311mil,359.176mil)(-119.176mil,370.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R63-1(-961.142mil,31.535mil) on Top Layer And Track (-947.362mil,53.189mil)(-947.362mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R63-1(-961.142mil,31.535mil) on Top Layer And Track (-974.921mil,53.189mil)(-974.921mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R63-2(-961.142mil,90.59mil) on Top Layer And Track (-947.362mil,53.189mil)(-947.362mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R63-2(-961.142mil,90.59mil) on Top Layer And Track (-974.921mil,53.189mil)(-974.921mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R64-1(-961.142mil,-413.386mil) on Top Layer And Track (-939.488mil,-399.606mil)(-923.74mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R64-1(-961.142mil,-413.386mil) on Top Layer And Track (-939.488mil,-427.165mil)(-923.74mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R64-2(-902.087mil,-413.386mil) on Top Layer And Track (-939.488mil,-399.606mil)(-923.74mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R64-2(-902.087mil,-413.386mil) on Top Layer And Track (-939.488mil,-427.165mil)(-923.74mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R65-1(-1012.087mil,31.535mil) on Top Layer And Track (-1025.866mil,53.189mil)(-1025.866mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R65-1(-1012.087mil,31.535mil) on Top Layer And Track (-998.307mil,53.189mil)(-998.307mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R65-2(-1012.087mil,90.59mil) on Top Layer And Track (-1025.866mil,53.189mil)(-1025.866mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R65-2(-1012.087mil,90.59mil) on Top Layer And Track (-998.307mil,53.189mil)(-998.307mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R66-1(-1012.087mil,-413.386mil) on Top Layer And Track (-1049.488mil,-399.606mil)(-1033.74mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R66-1(-1012.087mil,-413.386mil) on Top Layer And Track (-1049.488mil,-427.165mil)(-1033.74mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R66-2(-1071.142mil,-413.386mil) on Top Layer And Track (-1049.488mil,-399.606mil)(-1033.74mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R66-2(-1071.142mil,-413.386mil) on Top Layer And Track (-1049.488mil,-427.165mil)(-1033.74mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R67-1(-1186.024mil,-413.386mil) on Top Layer And Track (-1164.37mil,-399.606mil)(-1148.622mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R67-1(-1186.024mil,-413.386mil) on Top Layer And Track (-1164.37mil,-427.165mil)(-1148.622mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R67-2(-1126.969mil,-413.386mil) on Top Layer And Track (-1164.37mil,-399.606mil)(-1148.622mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R67-2(-1126.969mil,-413.386mil) on Top Layer And Track (-1164.37mil,-427.165mil)(-1148.622mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R68-1(-1251.102mil,-194.843mil) on Top Layer And Track (-1288.504mil,-181.063mil)(-1272.756mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R68-1(-1251.102mil,-194.843mil) on Top Layer And Track (-1288.504mil,-208.622mil)(-1272.756mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R68-2(-1310.158mil,-194.843mil) on Top Layer And Track (-1288.504mil,-181.063mil)(-1272.756mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R68-2(-1310.158mil,-194.843mil) on Top Layer And Track (-1288.504mil,-208.622mil)(-1272.756mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R69-1(-1310.158mil,-253.898mil) on Top Layer And Track (-1288.504mil,-240.118mil)(-1272.756mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R69-1(-1310.158mil,-253.898mil) on Top Layer And Track (-1288.504mil,-267.677mil)(-1272.756mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R69-2(-1251.103mil,-253.898mil) on Top Layer And Track (-1288.504mil,-240.118mil)(-1272.756mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R69-2(-1251.103mil,-253.898mil) on Top Layer And Track (-1288.504mil,-267.677mil)(-1272.756mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R70-1(-1126.969mil,90.591mil) on Top Layer And Track (-1113.189mil,53.189mil)(-1113.189mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R70-1(-1126.969mil,90.591mil) on Top Layer And Track (-1140.748mil,53.189mil)(-1140.748mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R70-2(-1126.969mil,31.535mil) on Top Layer And Track (-1113.189mil,53.189mil)(-1113.189mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R70-2(-1126.969mil,31.535mil) on Top Layer And Track (-1140.748mil,53.189mil)(-1140.748mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R7-1(-1201.772mil,900.472mil) on Top Layer And Track (-1187.992mil,922.126mil)(-1187.992mil,937.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R7-1(-1201.772mil,900.472mil) on Top Layer And Track (-1215.551mil,922.126mil)(-1215.551mil,937.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R71-1(-961.142mil,161.457mil) on Top Layer And Track (-947.362mil,183.11mil)(-947.362mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R71-1(-961.142mil,161.457mil) on Top Layer And Track (-974.921mil,183.11mil)(-974.921mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R71-2(-961.142mil,220.512mil) on Top Layer And Track (-947.362mil,183.11mil)(-947.362mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R71-2(-961.142mil,220.512mil) on Top Layer And Track (-974.921mil,183.11mil)(-974.921mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R7-2(-1201.772mil,959.528mil) on Top Layer And Track (-1187.992mil,922.126mil)(-1187.992mil,937.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R7-2(-1201.772mil,959.528mil) on Top Layer And Track (-1215.551mil,922.126mil)(-1215.551mil,937.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R72-1(1430.473mil,-1380mil) on Bottom Layer And Track (1452.126mil,-1366.22mil)(1467.874mil,-1366.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R72-1(1430.473mil,-1380mil) on Bottom Layer And Track (1452.126mil,-1393.78mil)(1467.874mil,-1393.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R72-2(1489.528mil,-1380mil) on Bottom Layer And Track (1452.126mil,-1366.22mil)(1467.874mil,-1366.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R72-2(1489.528mil,-1380mil) on Bottom Layer And Track (1452.126mil,-1393.78mil)(1467.874mil,-1393.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R73-1(-1590mil,-1380mil) on Bottom Layer And Track (-1568.347mil,-1366.22mil)(-1552.598mil,-1366.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R73-1(-1590mil,-1380mil) on Bottom Layer And Track (-1568.347mil,-1393.78mil)(-1552.598mil,-1393.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R73-2(-1530.945mil,-1380mil) on Bottom Layer And Track (-1568.347mil,-1366.22mil)(-1552.598mil,-1366.22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R73-2(-1530.945mil,-1380mil) on Bottom Layer And Track (-1568.347mil,-1393.78mil)(-1552.598mil,-1393.78mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R74-1(2054.606mil,-413.386mil) on Top Layer And Track (2076.26mil,-399.606mil)(2092.008mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R74-1(2054.606mil,-413.386mil) on Top Layer And Track (2076.26mil,-427.165mil)(2092.008mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R74-2(2113.662mil,-413.386mil) on Top Layer And Track (2076.26mil,-399.606mil)(2092.008mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R74-2(2113.662mil,-413.386mil) on Top Layer And Track (2076.26mil,-427.165mil)(2092.008mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R75-1(2003.661mil,31.535mil) on Top Layer And Track (1989.882mil,53.189mil)(1989.882mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R75-1(2003.661mil,31.535mil) on Top Layer And Track (2017.441mil,53.189mil)(2017.441mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R75-2(2003.661mil,90.591mil) on Top Layer And Track (1989.882mil,53.189mil)(1989.882mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R75-2(2003.661mil,90.591mil) on Top Layer And Track (2017.441mil,53.189mil)(2017.441mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R76-1(2003.661mil,-413.386mil) on Top Layer And Track (1966.26mil,-399.606mil)(1982.008mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R76-1(2003.661mil,-413.386mil) on Top Layer And Track (1966.26mil,-427.165mil)(1982.008mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R76-2(1944.606mil,-413.386mil) on Top Layer And Track (1966.26mil,-399.606mil)(1982.008mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R76-2(1944.606mil,-413.386mil) on Top Layer And Track (1966.26mil,-427.165mil)(1982.008mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R77-1(1829.725mil,-413.386mil) on Top Layer And Track (1851.378mil,-399.606mil)(1867.126mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R77-1(1829.725mil,-413.386mil) on Top Layer And Track (1851.378mil,-427.165mil)(1867.126mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R77-2(1888.78mil,-413.386mil) on Top Layer And Track (1851.378mil,-399.606mil)(1867.126mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R77-2(1888.78mil,-413.386mil) on Top Layer And Track (1851.378mil,-427.165mil)(1867.126mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R78-1(1764.646mil,-194.843mil) on Top Layer And Track (1727.244mil,-181.063mil)(1742.992mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R78-1(1764.646mil,-194.843mil) on Top Layer And Track (1727.244mil,-208.622mil)(1742.992mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R78-2(1705.591mil,-194.843mil) on Top Layer And Track (1727.244mil,-181.063mil)(1742.992mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R78-2(1705.591mil,-194.843mil) on Top Layer And Track (1727.244mil,-208.622mil)(1742.992mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R79-1(1705.591mil,-253.898mil) on Top Layer And Track (1727.244mil,-240.118mil)(1742.992mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R79-1(1705.591mil,-253.898mil) on Top Layer And Track (1727.244mil,-267.677mil)(1742.992mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R79-2(1764.646mil,-253.898mil) on Top Layer And Track (1727.244mil,-240.118mil)(1742.992mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R79-2(1764.646mil,-253.898mil) on Top Layer And Track (1727.244mil,-267.677mil)(1742.992mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R80-1(1888.78mil,90.591mil) on Top Layer And Track (1875mil,53.189mil)(1875mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R80-1(1888.78mil,90.591mil) on Top Layer And Track (1902.559mil,53.189mil)(1902.559mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R80-2(1888.78mil,31.535mil) on Top Layer And Track (1875mil,53.189mil)(1875mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R80-2(1888.78mil,31.535mil) on Top Layer And Track (1902.559mil,53.189mil)(1902.559mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R8-1(-723.543mil,1075mil) on Top Layer And Track (-760.945mil,1061.22mil)(-745.197mil,1061.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R8-1(-723.543mil,1075mil) on Top Layer And Track (-760.945mil,1088.78mil)(-745.197mil,1088.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R81-1(2055.118mil,161.457mil) on Top Layer And Track (2041.339mil,183.11mil)(2041.339mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R81-1(2055.118mil,161.457mil) on Top Layer And Track (2068.898mil,183.11mil)(2068.898mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R81-2(2055.118mil,220.512mil) on Top Layer And Track (2041.339mil,183.11mil)(2041.339mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R81-2(2055.118mil,220.512mil) on Top Layer And Track (2068.898mil,183.11mil)(2068.898mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R8-2(-782.598mil,1075mil) on Top Layer And Track (-760.945mil,1061.22mil)(-745.197mil,1061.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R8-2(-782.598mil,1075mil) on Top Layer And Track (-760.945mil,1088.78mil)(-745.197mil,1088.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R82-1(456.181mil,31.535mil) on Top Layer And Track (442.402mil,53.189mil)(442.402mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R82-1(456.181mil,31.535mil) on Top Layer And Track (469.961mil,53.189mil)(469.961mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R82-2(456.181mil,90.59mil) on Top Layer And Track (442.402mil,53.189mil)(442.402mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R82-2(456.181mil,90.59mil) on Top Layer And Track (469.961mil,53.189mil)(469.961mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R83-1(456.181mil,-413.386mil) on Top Layer And Track (477.835mil,-399.606mil)(493.583mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R83-1(456.181mil,-413.386mil) on Top Layer And Track (477.835mil,-427.165mil)(493.583mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R83-2(515.236mil,-413.386mil) on Top Layer And Track (477.835mil,-399.606mil)(493.583mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R83-2(515.236mil,-413.386mil) on Top Layer And Track (477.835mil,-427.165mil)(493.583mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R84-1(405.236mil,31.535mil) on Top Layer And Track (391.457mil,53.189mil)(391.457mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R84-1(405.236mil,31.535mil) on Top Layer And Track (419.016mil,53.189mil)(419.016mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R84-2(405.236mil,90.59mil) on Top Layer And Track (391.457mil,53.189mil)(391.457mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R84-2(405.236mil,90.59mil) on Top Layer And Track (419.016mil,53.189mil)(419.016mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R85-1(405.236mil,-413.386mil) on Top Layer And Track (367.835mil,-399.606mil)(383.583mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R85-1(405.236mil,-413.386mil) on Top Layer And Track (367.835mil,-427.165mil)(383.583mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R85-2(346.181mil,-413.386mil) on Top Layer And Track (367.835mil,-399.606mil)(383.583mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R85-2(346.181mil,-413.386mil) on Top Layer And Track (367.835mil,-427.165mil)(383.583mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R86-1(231.299mil,-413.386mil) on Top Layer And Track (252.953mil,-399.606mil)(268.701mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R86-1(231.299mil,-413.386mil) on Top Layer And Track (252.953mil,-427.165mil)(268.701mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R86-2(290.355mil,-413.386mil) on Top Layer And Track (252.953mil,-399.606mil)(268.701mil,-399.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R86-2(290.355mil,-413.386mil) on Top Layer And Track (252.953mil,-427.165mil)(268.701mil,-427.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R87-1(166.221mil,-194.843mil) on Top Layer And Track (128.819mil,-181.063mil)(144.567mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R87-1(166.221mil,-194.843mil) on Top Layer And Track (128.819mil,-208.622mil)(144.567mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R87-2(107.166mil,-194.843mil) on Top Layer And Track (128.819mil,-181.063mil)(144.567mil,-181.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R87-2(107.166mil,-194.843mil) on Top Layer And Track (128.819mil,-208.622mil)(144.567mil,-208.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R88-1(107.165mil,-253.898mil) on Top Layer And Track (128.819mil,-240.118mil)(144.567mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R88-1(107.165mil,-253.898mil) on Top Layer And Track (128.819mil,-267.677mil)(144.567mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R88-2(166.221mil,-253.898mil) on Top Layer And Track (128.819mil,-240.118mil)(144.567mil,-240.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R88-2(166.221mil,-253.898mil) on Top Layer And Track (128.819mil,-267.677mil)(144.567mil,-267.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R89-1(290.354mil,90.591mil) on Top Layer And Track (276.575mil,53.189mil)(276.575mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R89-1(290.354mil,90.591mil) on Top Layer And Track (304.134mil,53.189mil)(304.134mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R89-2(290.354mil,31.535mil) on Top Layer And Track (276.575mil,53.189mil)(276.575mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R89-2(290.354mil,31.535mil) on Top Layer And Track (304.134mil,53.189mil)(304.134mil,68.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R90-1(456.693mil,161.457mil) on Top Layer And Track (442.913mil,183.11mil)(442.913mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R90-1(456.693mil,161.457mil) on Top Layer And Track (470.473mil,183.11mil)(470.473mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R90-2(456.693mil,220.512mil) on Top Layer And Track (442.913mil,183.11mil)(442.913mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R90-2(456.693mil,220.512mil) on Top Layer And Track (470.473mil,183.11mil)(470.473mil,198.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R9-1(-1055mil,745mil) on Top Layer And Track (-1092.402mil,731.22mil)(-1076.653mil,731.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 5mil) Between Pad R9-1(-1055mil,745mil) on Top Layer And Track (-1092.402mil,758.779mil)(-1076.653mil,758.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R9-2(-1114.055mil,745mil) on Top Layer And Track (-1092.402mil,731.22mil)(-1076.653mil,731.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R9-2(-1114.055mil,745mil) on Top Layer And Track (-1092.402mil,758.779mil)(-1076.653mil,758.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad RST1-3(-472.244mil,1443.307mil) on Multi-Layer And Text "RST1" (-690mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 5mil) Between Pad S1-1(-2298.268mil,1038.425mil) on Top Layer And Track (-2249.055mil,1070.827mil)(-2249.055mil,1117.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 5mil) Between Pad S1-3(-2298.268mil,841.575mil) on Top Layer And Track (-2249.055mil,762.835mil)(-2249.055mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 5mil) Between Pad S1-4(-2081.732mil,841.575mil) on Top Layer And Track (-2130.945mil,762.835mil)(-2130.945mil,809.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 5mil) Between Pad S1-6(-2081.732mil,1038.425mil) on Top Layer And Track (-2130.945mil,1070.827mil)(-2130.945mil,1117.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad USB1-SH1(-992.126mil,1494.449mil) on Top Layer And Track (-964.567mil,1459.016mil)(-954.724mil,1459.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad USB1-SH2(-1212.598mil,1494.449mil) on Top Layer And Track (-1250mil,1459.016mil)(-1240.158mil,1459.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.846mil < 5mil) Between Pad Xtal1-1(-430mil,934.941mil) on Top Layer And Track (-402mil,916.5mil)(-402mil,1008.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.13mil < 5mil) Between Pad Xtal1-1(-430mil,934.941mil) on Top Layer And Track (-458mil,916.5mil)(-402mil,916.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.846mil < 5mil) Between Pad Xtal1-1(-430mil,934.941mil) on Top Layer And Track (-458mil,916.5mil)(-458mil,1008.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.846mil < 5mil) Between Pad Xtal1-2(-430mil,990.059mil) on Top Layer And Track (-402mil,916.5mil)(-402mil,1008.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.13mil < 5mil) Between Pad Xtal1-2(-430mil,990.059mil) on Top Layer And Track (-458mil,1008.5mil)(-402mil,1008.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.846mil < 5mil) Between Pad Xtal1-2(-430mil,990.059mil) on Top Layer And Track (-458mil,916.5mil)(-458mil,1008.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.846mil]
Rule Violations :366

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room U_pH_EZO_1 (Bounding Region = (2474.764mil, 1007.638mil, 3059.764mil, 3207.638mil) (InComponentClass('U_pH_EZO_1'))
Rule Violations :0

Processing Rule : Room U_pH_EZO_2 (Bounding Region = (4600.748mil, 1007.638mil, 5185.748mil, 3207.638mil) (InComponentClass('U_pH_EZO_2'))
Rule Violations :0

Processing Rule : Room U_TDS_EZO_2 (Bounding Region = (3892.087mil, 1007.638mil, 4477.087mil, 3207.638mil) (InComponentClass('U_TDS_EZO_2'))
Rule Violations :0

Processing Rule : Room U_TDS_EZO_1 (Bounding Region = (3183.425mil, 1007.638mil, 3768.425mil, 3207.638mil) (InComponentClass('U_TDS_EZO_1'))
Rule Violations :0

Processing Rule : Room U_DO_EZO_2 (Bounding Region = (5490.118mil, 1008.237mil, 6075.118mil, 3208.237mil) (InComponentClass('U_DO_EZO_2'))
Rule Violations :0

Processing Rule : Room U_DO_EZO_1 (Bounding Region = (1584.606mil, 1010.551mil, 2169.606mil, 3210.551mil) (InComponentClass('U_DO_EZO_1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 384
Waived Violations : 0
Time Elapsed        : 00:00:01