---
title: EE 431 Lab 1
parent: EE 431 Labs
nav_order: 1
---

# EE 431 Lab 1

## Lab Guidelines
- [Lab Report Guidelines](EE_431_Lab_1_Report_Guidelines.pdf)
- [Lab 1 Part 1](Lab1_part1.pdf)
- [Lab 1 Part 2](Lab1_part2.pdf)

## Introduction
In Lab 1, we explore the CMOS logic family using modular design. We start by generating the circuit schematic for a simple CMOS Inverter, a 2-Input NAND, and a 2-Input NOR, with which we can make any other logic gate/device. Once we make LTSpice symbols for our primitive logic gates, we use them construct a 2-to-1 Mux and a 4-to-1 Mux.

<object data="ee431_lab1.pdf" type="application/pdf" width="100%" height="600px">
    <p>Your browser doesn't support PDFs. <a href="ee431_lab1.pdf">Download PDF</a>.</p>
</object>
