{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711088934269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711088934269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 06:28:54 2024 " "Processing started: Fri Mar 22 06:28:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711088934269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711088934269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTCC -c RTCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTCC -c RTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711088934269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711088935018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711088935018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_controller-rtl " "Found design unit 1: I2C_controller-rtl" {  } { { "src/I2C_controller.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/RTCC/src/I2C_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711088940288 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_controller " "Found entity 1: I2C_controller" {  } { { "src/I2C_controller.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/RTCC/src/I2C_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711088940288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711088940288 ""}
{ "Error" "EVRFX_VHDL_NON_SIGNAL_IN_SENSITIVITY_LIST" "n_data I2C_controller.vhd(105) " "VHDL error at I2C_controller.vhd(105): name \"n_data\" must represent signal" {  } { { "src/I2C_controller.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/RTCC/src/I2C_controller.vhd" 105 0 0 } }  } 0 10477 "VHDL error at %2!s!: name \"%1!s!\" must represent signal" 0 0 "Analysis & Synthesis" 0 -1 1711088940288 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "n_data I2C_controller.vhd(105) " "VHDL error at I2C_controller.vhd(105): can't write to interface object \"n_data\" of mode IN" {  } { { "src/I2C_controller.vhd" "" { Text "G:/GITHUB/FPGA_projects/Quartus_Projects/RTCC/src/I2C_controller.vhd" 105 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1711088940289 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711088940381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 22 06:29:00 2024 " "Processing ended: Fri Mar 22 06:29:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711088940381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711088940381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711088940381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711088940381 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711088941020 ""}
