# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd" \
"../../../../lab1_parteC.srcs/sim_1/new/testbench_parteC.vhd" \

# Do not sort compile order
nosort
