{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 13:33:55 2021 " "Info: Processing started: Tue Dec 21 13:33:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nda2_3 -c nda2_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nda2_3 -c nda2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cont_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont_nda2_3 " "Info: Found entity 1: cont_nda2_3" {  } { { "cont_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/cont_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stand_nda2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stand_nda2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stand_nda2_3 " "Info: Found entity 1: stand_nda2_3" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "stand_nda2_3 " "Info: Elaborating entity \"stand_nda2_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_nda2_3 cont_nda2_3:inst " "Info: Elaborating entity \"cont_nda2_3\" for hierarchy \"cont_nda2_3:inst\"" {  } { { "stand_nda2_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 56 368 464 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "p128 VCC " "Warning (13410): Pin \"p128\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { -32 904 1080 -16 "p128" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p133 VCC " "Warning (13410): Pin \"p133\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { -8 904 1080 8 "p133" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p134 VCC " "Warning (13410): Pin \"p134\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 16 904 1080 32 "p134" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p135 VCC " "Warning (13410): Pin \"p135\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 40 904 1080 56 "p135" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p106 VCC " "Warning (13410): Pin \"p106\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 64 904 1080 80 "p106" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p105 VCC " "Warning (13410): Pin \"p105\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 88 904 1080 104 "p105" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p104 VCC " "Warning (13410): Pin \"p104\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 112 904 1080 128 "p104" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p118 VCC " "Warning (13410): Pin \"p118\" is stuck at VCC" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 136 904 1080 152 "p118" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "p127 GND " "Warning (13410): Pin \"p127\" is stuck at GND" {  } { { "stand_nda2_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_3/stand_nda2_3.bdf" { { 168 904 1080 184 "p127" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nda2_3 " "Warning: Ignored assignments for entity \"nda2_3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity nda2_3 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity nda2_3 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity nda2_3 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity nda2_3 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 13:33:56 2021 " "Info: Processing ended: Tue Dec 21 13:33:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
