It is a bare uart code for implementation in Spartan 6 fpga or any other provided they meet these time 
constraints.
DCM_clkgen not used to generate desired clock to support every other fpga.
Code optimised to use minimum slices possible.
