

================================================================
== Vitis HLS Report for 'ode_fpga'
================================================================
* Date:           Mon Jun 26 11:08:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  60.064 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1293|     1293|  0.129 ms|  0.129 ms|  1293|  1293|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 2          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 3          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 4          |        6|        6|         2|          -|          -|     3|        no|
        |- update_vel_pos  |     1251|     1251|       417|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%loop_index29_t = alloca i32 1"   --->   Operation 15 'alloca' 'loop_index29_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_in_V_2 = alloca i32 1"   --->   Operation 16 'alloca' 'r_in_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_in_V_2_1 = alloca i32 1"   --->   Operation 17 'alloca' 'r_in_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_in_V_2_2 = alloca i32 1"   --->   Operation 18 'alloca' 'r_in_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mu_V_read_2 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %mu_V_read"   --->   Operation 19 'read' 'mu_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %in_offset"   --->   Operation 20 'read' 'in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %out_offset"   --->   Operation 21 'read' 'out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %in_offset_read, i3 0"   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %in_offset_read, i1 0"   --->   Operation 23 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i13 %tmp_14"   --->   Operation 24 'zext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.94ns)   --->   "%empty = sub i15 %tmp_s, i15 %tmp_53_cast"   --->   Operation 25 'sub' 'empty' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %out_offset_read, i3 0"   --->   Operation 26 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %out_offset_read, i1 0"   --->   Operation 27 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i4 %tmp_16"   --->   Operation 28 'zext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%empty_74 = sub i6 %tmp_15, i6 %tmp_55_cast"   --->   Operation 29 'sub' 'empty_74' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln57 = store i2 0, i2 %loop_index29_t" [src/runge_kutta_45.cpp:57]   --->   Operation 30 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln57 = br void %load-store-loop28" [src/runge_kutta_45.cpp:57]   --->   Operation 31 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%loop_index29_t_load = load i2 %loop_index29_t"   --->   Operation 32 'load' 'loop_index29_t_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%loop_index29_t_cast5 = zext i2 %loop_index29_t_load"   --->   Operation 33 'zext' 'loop_index29_t_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%empty_75 = add i15 %empty, i15 %loop_index29_t_cast5"   --->   Operation 34 'add' 'empty_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_75"   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i85 %in_r, i64 0, i64 %p_cast"   --->   Operation 36 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.95ns)   --->   "%exitcond116 = icmp_eq  i2 %loop_index29_t_load, i2 3"   --->   Operation 37 'icmp' 'exitcond116' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.56ns)   --->   "%empty_76 = add i2 %loop_index29_t_load, i2 1"   --->   Operation 39 'add' 'empty_76' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond116, void %load-store-loop28.split, void %load-store-loop25.preheader"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%r_in_V_0 = load i15 %in_addr"   --->   Operation 41 'load' 'r_in_V_0' <Predicate = (!exitcond116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%loop_index26_t = alloca i32 1"   --->   Operation 42 'alloca' 'loop_index26_t' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v_in_V_2 = alloca i32 1"   --->   Operation 43 'alloca' 'v_in_V_2' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v_in_V_2_1 = alloca i32 1"   --->   Operation 44 'alloca' 'v_in_V_2_1' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%v_in_V_2_2 = alloca i32 1"   --->   Operation 45 'alloca' 'v_in_V_2_2' <Predicate = (exitcond116)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index26_t"   --->   Operation 46 'store' 'store_ln0' <Predicate = (exitcond116)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25"   --->   Operation 47 'br' 'br_ln0' <Predicate = (exitcond116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%r_in_V_0 = load i15 %in_addr"   --->   Operation 48 'load' 'r_in_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_3 : Operation 49 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index29_t_load, void %branch2, i2 0, void %load-store-loop28.split.load-store-loop28.split13_crit_edge, i2 1, void %branch1"   --->   Operation 49 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %r_in_V_0, i85 %r_in_V_2_1"   --->   Operation 50 'store' 'store_ln0' <Predicate = (loop_index29_t_load == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28.split13"   --->   Operation 51 'br' 'br_ln0' <Predicate = (loop_index29_t_load == 1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %r_in_V_0, i85 %r_in_V_2"   --->   Operation 52 'store' 'store_ln0' <Predicate = (loop_index29_t_load == 0)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28.split13"   --->   Operation 53 'br' 'br_ln0' <Predicate = (loop_index29_t_load == 0)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %r_in_V_0, i85 %r_in_V_2_2"   --->   Operation 54 'store' 'store_ln0' <Predicate = (loop_index29_t_load != 0 & loop_index29_t_load != 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28.split13"   --->   Operation 55 'br' 'br_ln0' <Predicate = (loop_index29_t_load != 0 & loop_index29_t_load != 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_76, i2 %loop_index29_t"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop28"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.84>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%loop_index26_t_load = load i2 %loop_index26_t"   --->   Operation 58 'load' 'loop_index26_t_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%loop_index26_cast = zext i2 %loop_index26_t_load"   --->   Operation 59 'zext' 'loop_index26_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.95ns)   --->   "%exitcond105 = icmp_eq  i2 %loop_index26_t_load, i2 3"   --->   Operation 60 'icmp' 'exitcond105' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.56ns)   --->   "%empty_77 = add i2 %loop_index26_t_load, i2 1"   --->   Operation 62 'add' 'empty_77' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond105, void %load-store-loop25.split, void %load-store-loop22.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.65ns)   --->   "%add_ptr_sum = add i3 %loop_index26_cast, i3 3"   --->   Operation 64 'add' 'add_ptr_sum' <Predicate = (!exitcond105)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%add_ptr_sum_cast6 = zext i3 %add_ptr_sum"   --->   Operation 65 'zext' 'add_ptr_sum_cast6' <Predicate = (!exitcond105)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.94ns)   --->   "%empty_78 = add i15 %empty, i15 %add_ptr_sum_cast6"   --->   Operation 66 'add' 'empty_78' <Predicate = (!exitcond105)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast7 = zext i15 %empty_78"   --->   Operation 67 'zext' 'p_cast7' <Predicate = (!exitcond105)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr i85 %in_r, i64 0, i64 %p_cast7"   --->   Operation 68 'getelementptr' 'in_addr_1' <Predicate = (!exitcond105)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%v_in_V_0 = load i15 %in_addr_1"   --->   Operation 69 'load' 'v_in_V_0' <Predicate = (!exitcond105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%loop_index23_t = alloca i32 1"   --->   Operation 70 'alloca' 'loop_index23_t' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%cr_V_2 = alloca i32 1"   --->   Operation 71 'alloca' 'cr_V_2' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%cr_V_2_1 = alloca i32 1"   --->   Operation 72 'alloca' 'cr_V_2_1' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%cr_V_2_2 = alloca i32 1"   --->   Operation 73 'alloca' 'cr_V_2_2' <Predicate = (exitcond105)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index23_t"   --->   Operation 74 'store' 'store_ln0' <Predicate = (exitcond105)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22"   --->   Operation 75 'br' 'br_ln0' <Predicate = (exitcond105)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v_in_V_0 = load i15 %in_addr_1"   --->   Operation 76 'load' 'v_in_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_5 : Operation 77 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index26_t_load, void %branch5, i2 0, void %load-store-loop25.split.load-store-loop25.split20_crit_edge, i2 1, void %branch4"   --->   Operation 77 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %v_in_V_0, i85 %v_in_V_2_1"   --->   Operation 78 'store' 'store_ln0' <Predicate = (loop_index26_t_load == 1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25.split20"   --->   Operation 79 'br' 'br_ln0' <Predicate = (loop_index26_t_load == 1)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %v_in_V_0, i85 %v_in_V_2"   --->   Operation 80 'store' 'store_ln0' <Predicate = (loop_index26_t_load == 0)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25.split20"   --->   Operation 81 'br' 'br_ln0' <Predicate = (loop_index26_t_load == 0)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %v_in_V_0, i85 %v_in_V_2_2"   --->   Operation 82 'store' 'store_ln0' <Predicate = (loop_index26_t_load != 0 & loop_index26_t_load != 1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25.split20"   --->   Operation 83 'br' 'br_ln0' <Predicate = (loop_index26_t_load != 0 & loop_index26_t_load != 1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_77, i2 %loop_index26_t"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop25"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.54>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%loop_index23_t_load = load i2 %loop_index23_t"   --->   Operation 86 'load' 'loop_index23_t_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%loop_index23_t_cast = zext i2 %loop_index23_t_load"   --->   Operation 87 'zext' 'loop_index23_t_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.95ns)   --->   "%exitcond94 = icmp_eq  i2 %loop_index23_t_load, i2 3"   --->   Operation 88 'icmp' 'exitcond94' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.56ns)   --->   "%empty_79 = add i2 %loop_index23_t_load, i2 1"   --->   Operation 90 'add' 'empty_79' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond94, void %load-store-loop22.split, void %load-store-loop19.preheader"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i85 %c, i64 0, i64 %loop_index23_t_cast"   --->   Operation 92 'getelementptr' 'c_addr' <Predicate = (!exitcond94)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (2.31ns)   --->   "%cr_V_0 = load i3 %c_addr"   --->   Operation 93 'load' 'cr_V_0' <Predicate = (!exitcond94)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%loop_index20_t = alloca i32 1"   --->   Operation 94 'alloca' 'loop_index20_t' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%cv_V_2 = alloca i32 1"   --->   Operation 95 'alloca' 'cv_V_2' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%cv_V_2_1 = alloca i32 1"   --->   Operation 96 'alloca' 'cv_V_2_1' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%cv_V_2_2 = alloca i32 1"   --->   Operation 97 'alloca' 'cv_V_2_2' <Predicate = (exitcond94)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index20_t"   --->   Operation 98 'store' 'store_ln0' <Predicate = (exitcond94)> <Delay = 1.58>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19"   --->   Operation 99 'br' 'br_ln0' <Predicate = (exitcond94)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.31>
ST_7 : Operation 100 [1/2] (2.31ns)   --->   "%cr_V_0 = load i3 %c_addr"   --->   Operation 100 'load' 'cr_V_0' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_7 : Operation 101 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index23_t_load, void %branch14, i2 0, void %load-store-loop22.split.load-store-loop22.split40_crit_edge, i2 1, void %branch13"   --->   Operation 101 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cr_V_0, i85 %cr_V_2_1"   --->   Operation 102 'store' 'store_ln0' <Predicate = (loop_index23_t_load == 1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22.split40"   --->   Operation 103 'br' 'br_ln0' <Predicate = (loop_index23_t_load == 1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cr_V_0, i85 %cr_V_2"   --->   Operation 104 'store' 'store_ln0' <Predicate = (loop_index23_t_load == 0)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22.split40"   --->   Operation 105 'br' 'br_ln0' <Predicate = (loop_index23_t_load == 0)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cr_V_0, i85 %cr_V_2_2"   --->   Operation 106 'store' 'store_ln0' <Predicate = (loop_index23_t_load != 0 & loop_index23_t_load != 1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22.split40"   --->   Operation 107 'br' 'br_ln0' <Predicate = (loop_index23_t_load != 0 & loop_index23_t_load != 1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_79, i2 %loop_index23_t"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop22"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.96>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%loop_index20_t_load = load i2 %loop_index20_t"   --->   Operation 110 'load' 'loop_index20_t_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%loop_index20_cast = zext i2 %loop_index20_t_load"   --->   Operation 111 'zext' 'loop_index20_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.95ns)   --->   "%exitcond83 = icmp_eq  i2 %loop_index20_t_load, i2 3"   --->   Operation 112 'icmp' 'exitcond83' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.56ns)   --->   "%empty_80 = add i2 %loop_index20_t_load, i2 1"   --->   Operation 114 'add' 'empty_80' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond83, void %load-store-loop19.split, void %for.cond.preheader"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.65ns)   --->   "%sum2 = add i3 %loop_index20_cast, i3 3"   --->   Operation 116 'add' 'sum2' <Predicate = (!exitcond83)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%sum2_cast = zext i3 %sum2"   --->   Operation 117 'zext' 'sum2_cast' <Predicate = (!exitcond83)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i85 %c, i64 0, i64 %sum2_cast"   --->   Operation 118 'getelementptr' 'c_addr_1' <Predicate = (!exitcond83)> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (2.31ns)   --->   "%cv_V_0 = load i3 %c_addr_1"   --->   Operation 119 'load' 'cv_V_0' <Predicate = (!exitcond83)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 120 'alloca' 'i' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%dr_dt_V_2 = alloca i32 1"   --->   Operation 121 'alloca' 'dr_dt_V_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1 = alloca i32 1"   --->   Operation 122 'alloca' 'dr_dt_V_2_1' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%dr_dt_V_2_2 = alloca i32 1"   --->   Operation 123 'alloca' 'dr_dt_V_2_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%dv_dt_V_2 = alloca i32 1"   --->   Operation 124 'alloca' 'dv_dt_V_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1 = alloca i32 1"   --->   Operation 125 'alloca' 'dv_dt_V_2_1' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%dv_dt_V_2_2 = alloca i32 1"   --->   Operation 126 'alloca' 'dv_dt_V_2_2' <Predicate = (exitcond83)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln63 = store i2 0, i2 %i" [src/runge_kutta_45.cpp:63]   --->   Operation 127 'store' 'store_ln63' <Predicate = (exitcond83)> <Delay = 1.58>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.cond" [src/runge_kutta_45.cpp:63]   --->   Operation 128 'br' 'br_ln63' <Predicate = (exitcond83)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.31>
ST_9 : Operation 129 [1/2] (2.31ns)   --->   "%cv_V_0 = load i3 %c_addr_1"   --->   Operation 129 'load' 'cv_V_0' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_9 : Operation 130 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index20_t_load, void %branch17, i2 0, void %load-store-loop19.split.load-store-loop19.split48_crit_edge, i2 1, void %branch16"   --->   Operation 130 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cv_V_0, i85 %cv_V_2_1"   --->   Operation 131 'store' 'store_ln0' <Predicate = (loop_index20_t_load == 1)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19.split48"   --->   Operation 132 'br' 'br_ln0' <Predicate = (loop_index20_t_load == 1)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cv_V_0, i85 %cv_V_2"   --->   Operation 133 'store' 'store_ln0' <Predicate = (loop_index20_t_load == 0)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19.split48"   --->   Operation 134 'br' 'br_ln0' <Predicate = (loop_index20_t_load == 0)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln0 = store i85 %cv_V_0, i85 %cv_V_2_2"   --->   Operation 135 'store' 'store_ln0' <Predicate = (loop_index20_t_load != 0 & loop_index20_t_load != 1)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19.split48"   --->   Operation 136 'br' 'br_ln0' <Predicate = (loop_index20_t_load != 0 & loop_index20_t_load != 1)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_80, i2 %loop_index20_t"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 6.78>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%i_9 = load i2 %i" [src/runge_kutta_45.cpp:63]   --->   Operation 139 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp_eq  i2 %i_9, i2 3" [src/runge_kutta_45.cpp:63]   --->   Operation 140 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.56ns)   --->   "%i_10 = add i2 %i_9, i2 1" [src/runge_kutta_45.cpp:63]   --->   Operation 142 'add' 'i_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %update_pos, void %load-store-loop16.preheader" [src/runge_kutta_45.cpp:63]   --->   Operation 143 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%cr_V_2_load = load i85 %cr_V_2" [src/runge_kutta_45.cpp:65]   --->   Operation 144 'load' 'cr_V_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%cr_V_2_1_load = load i85 %cr_V_2_1" [src/runge_kutta_45.cpp:65]   --->   Operation 145 'load' 'cr_V_2_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%cr_V_2_2_load = load i85 %cr_V_2_2" [src/runge_kutta_45.cpp:65]   --->   Operation 146 'load' 'cr_V_2_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%r_in_V_2_load = load i85 %r_in_V_2" [src/runge_kutta_45.cpp:65]   --->   Operation 147 'load' 'r_in_V_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%r_in_V_2_1_load = load i85 %r_in_V_2_1" [src/runge_kutta_45.cpp:65]   --->   Operation 148 'load' 'r_in_V_2_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%r_in_V_2_2_load = load i85 %r_in_V_2_2" [src/runge_kutta_45.cpp:65]   --->   Operation 149 'load' 'r_in_V_2_2_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 150 [2/2] (5.82ns)   --->   "%dv_dt_V_0 = call i85 @vel_der, i85 %r_in_V_2_load, i85 %r_in_V_2_1_load, i85 %r_in_V_2_2_load, i2 %i_9, i85 %mu_V_read_2, i85 %cr_V_2_load, i85 %cr_V_2_1_load, i85 %cr_V_2_2_load" [src/runge_kutta_45.cpp:65]   --->   Operation 150 'call' 'dv_dt_V_0' <Predicate = (!icmp_ln63)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%dr_dt_V_2_load = load i85 %dr_dt_V_2"   --->   Operation 151 'load' 'dr_dt_V_2_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%dr_dt_V_2_1_load = load i85 %dr_dt_V_2_1"   --->   Operation 152 'load' 'dr_dt_V_2_1_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%dr_dt_V_2_2_load = load i85 %dr_dt_V_2_2"   --->   Operation 153 'load' 'dr_dt_V_2_2_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (5.07ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_1, i6 %empty_74, i85 %out_r, i85 %dr_dt_V_2_load, i85 %dr_dt_V_2_1_load, i85 %dr_dt_V_2_2_load"   --->   Operation 154 'call' 'call_ln0' <Predicate = (icmp_ln63)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 60.0>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%cv_V_2_load = load i85 %cv_V_2"   --->   Operation 155 'load' 'cv_V_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%cv_V_2_1_load = load i85 %cv_V_2_1"   --->   Operation 156 'load' 'cv_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%cv_V_2_2_load = load i85 %cv_V_2_2"   --->   Operation 157 'load' 'cv_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%v_in_V_2_load = load i85 %v_in_V_2"   --->   Operation 158 'load' 'v_in_V_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%v_in_V_2_1_load = load i85 %v_in_V_2_1"   --->   Operation 159 'load' 'v_in_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%v_in_V_2_2_load = load i85 %v_in_V_2_2"   --->   Operation 160 'load' 'v_in_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln1393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31"   --->   Operation 161 'specloopname' 'specloopname_ln1393' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.70ns)   --->   "%tmp = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %v_in_V_2_load, i85 %v_in_V_2_1_load, i85 %v_in_V_2_2_load, i2 %i_9"   --->   Operation 162 'mux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (1.70ns)   --->   "%tmp_5 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %cv_V_2_load, i85 %cv_V_2_1_load, i85 %cv_V_2_2_load, i2 %i_9"   --->   Operation 163 'mux' 'tmp_5' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (4.12ns)   --->   "%dr_dt_V_0 = add i85 %tmp_5, i85 %tmp"   --->   Operation 164 'add' 'dr_dt_V_0' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/2] (60.0ns)   --->   "%dv_dt_V_0 = call i85 @vel_der, i85 %r_in_V_2_load, i85 %r_in_V_2_1_load, i85 %r_in_V_2_2_load, i2 %i_9, i85 %mu_V_read_2, i85 %cr_V_2_load, i85 %cr_V_2_1_load, i85 %cr_V_2_2_load" [src/runge_kutta_45.cpp:65]   --->   Operation 165 'call' 'dv_dt_V_0' <Predicate = true> <Delay = 60.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 166 [1/1] (0.95ns)   --->   "%switch_ln64 = switch i2 %i_9, void %branch8, i2 0, void %update_pos.update_pos2836_crit_edge, i2 1, void %branch7" [src/runge_kutta_45.cpp:64]   --->   Operation 166 'switch' 'switch_ln64' <Predicate = true> <Delay = 0.95>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln65 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2_1" [src/runge_kutta_45.cpp:65]   --->   Operation 167 'store' 'store_ln65' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln859 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2_1"   --->   Operation 168 'store' 'store_ln859' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %update_pos2836"   --->   Operation 169 'br' 'br_ln0' <Predicate = (i_9 == 1)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2" [src/runge_kutta_45.cpp:64]   --->   Operation 170 'store' 'store_ln64' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln64 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2" [src/runge_kutta_45.cpp:64]   --->   Operation 171 'store' 'store_ln64' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln64 = br void %update_pos2836" [src/runge_kutta_45.cpp:64]   --->   Operation 172 'br' 'br_ln64' <Predicate = (i_9 == 0)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln65 = store i85 %dv_dt_V_0, i85 %dv_dt_V_2_2" [src/runge_kutta_45.cpp:65]   --->   Operation 173 'store' 'store_ln65' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln859 = store i85 %dr_dt_V_0, i85 %dr_dt_V_2_2"   --->   Operation 174 'store' 'store_ln859' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %update_pos2836"   --->   Operation 175 'br' 'br_ln0' <Predicate = (i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln63 = store i2 %i_10, i2 %i" [src/runge_kutta_45.cpp:63]   --->   Operation 176 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.cond" [src/runge_kutta_45.cpp:63]   --->   Operation 177 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_1, i6 %empty_74, i85 %out_r, i85 %dr_dt_V_2_load, i85 %dr_dt_V_2_1_load, i85 %dr_dt_V_2_2_load"   --->   Operation 178 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 5.07>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%dv_dt_V_2_load = load i85 %dv_dt_V_2"   --->   Operation 179 'load' 'dv_dt_V_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%dv_dt_V_2_1_load = load i85 %dv_dt_V_2_1"   --->   Operation 180 'load' 'dv_dt_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%dv_dt_V_2_2_load = load i85 %dv_dt_V_2_2"   --->   Operation 181 'load' 'dv_dt_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [2/2] (5.07ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_2, i85 %dv_dt_V_2_load, i85 %dv_dt_V_2_1_load, i85 %dv_dt_V_2_2_load, i6 %empty_74, i85 %out_r"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ode_fpga_Pipeline_2, i85 %dv_dt_V_2_load, i85 %dv_dt_V_2_1_load, i85 %dv_dt_V_2_2_load, i6 %empty_74, i85 %out_r"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [src/runge_kutta_45.cpp:70]   --->   Operation 184 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	wire read operation ('in_offset_read') on port 'in_offset' [12]  (0 ns)
	'sub' operation ('empty') [17]  (1.94 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'load' operation ('loop_index29_t_load') on local variable 'loop_index29_t' [25]  (0 ns)
	'add' operation ('empty_75') [27]  (1.94 ns)
	'getelementptr' operation ('in_addr') [29]  (0 ns)
	'load' operation ('r_in.V[0]') on array 'in_r' [35]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_in.V[0]') on array 'in_r' [35]  (3.25 ns)
	'store' operation ('store_ln0') of variable 'r_in.V[0]' on local variable 'r_in.V[2]' [38]  (0 ns)

 <State 4>: 6.85ns
The critical path consists of the following:
	'load' operation ('loop_index26_t_load') on local variable 'loop_index26_t' [57]  (0 ns)
	'add' operation ('add_ptr_sum') [64]  (1.65 ns)
	'add' operation ('empty_78') [66]  (1.94 ns)
	'getelementptr' operation ('in_addr_1') [68]  (0 ns)
	'load' operation ('v_in.V[0]') on array 'in_r' [69]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_in.V[0]') on array 'in_r' [69]  (3.25 ns)
	'store' operation ('store_ln0') of variable 'v_in.V[0]' on local variable 'v_in.V[2]' [72]  (0 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'load' operation ('loop_index23_t_load') on local variable 'loop_index23_t' [91]  (0 ns)
	'getelementptr' operation ('c_addr') [98]  (0 ns)
	'load' operation ('cr.V[0]') on array 'c' [99]  (2.31 ns)
	blocking operation 0.236 ns on control path)

 <State 7>: 2.31ns
The critical path consists of the following:
	'load' operation ('cr.V[0]') on array 'c' [99]  (2.31 ns)
	'store' operation ('store_ln0') of variable 'cr.V[0]' on local variable 'cr.V[2]' [102]  (0 ns)

 <State 8>: 3.96ns
The critical path consists of the following:
	'load' operation ('loop_index20_t_load') on local variable 'loop_index20_t' [121]  (0 ns)
	'add' operation ('sum2') [128]  (1.65 ns)
	'getelementptr' operation ('c_addr_1') [130]  (0 ns)
	'load' operation ('cv.V[0]') on array 'c' [131]  (2.31 ns)

 <State 9>: 2.31ns
The critical path consists of the following:
	'load' operation ('cv.V[0]') on array 'c' [131]  (2.31 ns)
	'store' operation ('store_ln0') of variable 'cv.V[0]' on local variable 'cv.V[2]' [140]  (0 ns)

 <State 10>: 6.79ns
The critical path consists of the following:
	'load' operation ('i', src/runge_kutta_45.cpp:63) on local variable 'i' [156]  (0 ns)
	'call' operation ('dv_dt.V[0]', src/runge_kutta_45.cpp:65) to 'vel_der' [178]  (5.83 ns)
	blocking operation 0.959 ns on control path)

 <State 11>: 60.1ns
The critical path consists of the following:
	'call' operation ('dv_dt.V[0]', src/runge_kutta_45.cpp:65) to 'vel_der' [178]  (60.1 ns)
	'store' operation ('store_ln65', src/runge_kutta_45.cpp:65) of variable 'dv_dt.V[0]', src/runge_kutta_45.cpp:65 on local variable 'dv_dt.V[2]' [181]  (0 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 5.08ns
The critical path consists of the following:
	'load' operation ('dv_dt_V_2_load') on local variable 'dv_dt.V[2]' [199]  (0 ns)
	'call' operation ('call_ln0') to 'ode_fpga_Pipeline_2' [203]  (5.08 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
