memory[0]=8454153
memory[1]=8519690
memory[2]=1179651
memory[3]=8585227
memory[4]=12582920
memory[5]=720899
memory[6]=5963781
memory[7]=25165824
memory[8]=100
memory[9]=1
memory[10]=2
memory[11]=3
12 memory words
	instruction memory:
		instrMem[ 0 ] lw 0 1 9
		instrMem[ 1 ] lw 0 2 10
		instrMem[ 2 ] add 2 2 3
		instrMem[ 3 ] lw 0 3 11
		instrMem[ 4 ] sw 0 0 8
		instrMem[ 5 ] add 1 3 3
		instrMem[ 6 ] nor 3 3 5
		instrMem[ 7 ] halt 0 0 0
		instrMem[ 8 ] add 0 0 100
		instrMem[ 9 ] add 0 0 1
		instrMem[ 10 ] add 0 0 2
		instrMem[ 11 ] add 0 0 3

@@@
state before cycle 0 starts
	pc 0
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction noop 0 0 0
		pcPlus1 0
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 1 starts
	pc 1
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 1 9
		pcPlus1 1
	IDEX:
		instruction noop 0 0 0
		pcPlus1 0
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 2 starts
	pc 2
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 2 10
		pcPlus1 2
	IDEX:
		instruction lw 0 1 9
		pcPlus1 1
		readRegA 0
		readRegB 0
		offset 9
	EXMEM:
		instruction noop 0 0 0
		branchTarget 0
		aluResult 0
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 3 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 2 3
		pcPlus1 3
	IDEX:
		instruction lw 0 2 10
		pcPlus1 2
		readRegA 0
		readRegB 0
		offset 10
	EXMEM:
		instruction lw 0 1 9
		branchTarget 10
		aluResult 9
		readRegB 0
	MEMWB:
		instruction noop 0 0 0
		writeData 0
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 4 starts
	pc 3
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 2 2 3
		pcPlus1 3
	IDEX:
		instruction noop 0 0 0
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction lw 0 2 10
		branchTarget 12
		aluResult 10
		readRegB 0
	MEMWB:
		instruction lw 0 1 9
		writeData 1
	WBEND:
		instruction noop 0 0 0
		writeData 0

@@@
state before cycle 5 starts
	pc 4
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction lw 0 3 11
		pcPlus1 4
	IDEX:
		instruction add 2 2 3
		pcPlus1 3
		readRegA 0
		readRegB 0
		offset 3
	EXMEM:
		instruction noop 0 0 0
		branchTarget 6
		aluResult 10
		readRegB 0
	MEMWB:
		instruction lw 0 2 10
		writeData 2
	WBEND:
		instruction lw 0 1 9
		writeData 1

@@@
state before cycle 6 starts
	pc 5
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction sw 0 0 8
		pcPlus1 5
	IDEX:
		instruction lw 0 3 11
		pcPlus1 4
		readRegA 0
		readRegB 0
		offset 11
	EXMEM:
		instruction add 2 2 3
		branchTarget 6
		aluResult 4
		readRegB 2
	MEMWB:
		instruction noop 0 0 0
		writeData 2
	WBEND:
		instruction lw 0 2 10
		writeData 2

@@@
state before cycle 7 starts
	pc 6
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 1 3 3
		pcPlus1 6
	IDEX:
		instruction sw 0 0 8
		pcPlus1 5
		readRegA 0
		readRegB 0
		offset 8
	EXMEM:
		instruction lw 0 3 11
		branchTarget 15
		aluResult 11
		readRegB 0
	MEMWB:
		instruction add 2 2 3
		writeData 4
	WBEND:
		instruction noop 0 0 0
		writeData 2

@@@
state before cycle 8 starts
	pc 7
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 100
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction nor 3 3 5
		pcPlus1 7
	IDEX:
		instruction add 1 3 3
		pcPlus1 6
		readRegA 1
		readRegB 0
		offset 3
	EXMEM:
		instruction sw 0 0 8
		branchTarget 13
		aluResult 8
		readRegB 0
	MEMWB:
		instruction lw 0 3 11
		writeData 3
	WBEND:
		instruction add 2 2 3
		writeData 4

@@@
state before cycle 9 starts
	pc 8
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 0
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction halt 0 0 0
		pcPlus1 8
	IDEX:
		instruction nor 3 3 5
		pcPlus1 7
		readRegA 4
		readRegB 4
		offset 5
	EXMEM:
		instruction add 1 3 3
		branchTarget 9
		aluResult 4
		readRegB 3
	MEMWB:
		instruction sw 0 0 8
		writeData 8
	WBEND:
		instruction lw 0 3 11
		writeData 3

@@@
state before cycle 10 starts
	pc 9
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 0
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 3
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 100
		pcPlus1 9
	IDEX:
		instruction halt 0 0 0
		pcPlus1 8
		readRegA 0
		readRegB 0
		offset 0
	EXMEM:
		instruction nor 3 3 5
		branchTarget 12
		aluResult -5
		readRegB 4
	MEMWB:
		instruction add 1 3 3
		writeData 4
	WBEND:
		instruction sw 0 0 8
		writeData 8

@@@
state before cycle 11 starts
	pc 10
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 0
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 1
		pcPlus1 10
	IDEX:
		instruction add 0 0 100
		pcPlus1 9
		readRegA 0
		readRegB 0
		offset 100
	EXMEM:
		instruction halt 0 0 0
		branchTarget 8
		aluResult -5
		readRegB 0
	MEMWB:
		instruction nor 3 3 5
		writeData -5
	WBEND:
		instruction add 1 3 3
		writeData 4

@@@
state before cycle 12 starts
	pc 11
	data memory:
		dataMem[ 0 ] 8454153
		dataMem[ 1 ] 8519690
		dataMem[ 2 ] 1179651
		dataMem[ 3 ] 8585227
		dataMem[ 4 ] 12582920
		dataMem[ 5 ] 720899
		dataMem[ 6 ] 5963781
		dataMem[ 7 ] 25165824
		dataMem[ 8 ] 0
		dataMem[ 9 ] 1
		dataMem[ 10 ] 2
		dataMem[ 11 ] 3
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 1
		reg[ 2 ] 2
		reg[ 3 ] 4
		reg[ 4 ] 0
		reg[ 5 ] -5
		reg[ 6 ] 0
		reg[ 7 ] 0
	IFID:
		instruction add 0 0 2
		pcPlus1 11
	IDEX:
		instruction add 0 0 1
		pcPlus1 10
		readRegA 0
		readRegB 0
		offset 1
	EXMEM:
		instruction add 0 0 100
		branchTarget 109
		aluResult 0
		readRegB 0
	MEMWB:
		instruction halt 0 0 0
		writeData -5
	WBEND:
		instruction nor 3 3 5
		writeData -5
machine halted
total of 12 cycles executed
