cocci_test_suite() {
	struct device_node *cocci_id/* drivers/ata/ahci_imx.c 985 */;
	struct platform_device *cocci_id/* drivers/ata/ahci_imx.c 984 */;
	struct resource *cocci_id/* drivers/ata/ahci_imx.c 983 */;
	struct scsi_host_template cocci_id/* drivers/ata/ahci_imx.c 977 */;
	const struct reg_property *cocci_id/* drivers/ata/ahci_imx.c 934 */;
	size_t cocci_id/* drivers/ata/ahci_imx.c 934 */;
	struct imx_ahci_priv {
		struct platform_device *ahci_pdev;
		enum ahci_imx_type type;
		struct clk *sata_clk;
		struct clk *sata_ref_clk;
		struct clk *ahb_clk;
		struct clk *epcs_tx_clk;
		struct clk *epcs_rx_clk;
		struct clk *phy_apbclk;
		struct clk *phy_pclk0;
		struct clk *phy_pclk1;
		void __iomem *phy_base;
		struct gpio_desc *clkreq_gpiod;
		struct regmap *gpr;
		bool no_device;
		bool first_time;
		u32 phy_params;
		u32 imped_ratio;
	} cocci_id/* drivers/ata/ahci_imx.c 91 */;
	const struct reg_property cocci_id/* drivers/ata/ahci_imx.c 905 */[];
	const struct reg_value cocci_id/* drivers/ata/ahci_imx.c 894 */[];
	enum ahci_imx_type{AHCI_IMX53, AHCI_IMX6Q, AHCI_IMX6QP, AHCI_IMX8QM,} cocci_id/* drivers/ata/ahci_imx.c 84 */;
	struct reg_property {
		const char *name;
		const struct reg_value *values;
		size_t num_values;
		u32 def_value;
		u32 set_value;
	} cocci_id/* drivers/ata/ahci_imx.c 823 */;
	struct reg_value {
		u32 of_value;
		u32 reg_value;
	} cocci_id/* drivers/ata/ahci_imx.c 818 */;
	void *cocci_id/* drivers/ata/ahci_imx.c 810 */;
	const struct of_device_id cocci_id/* drivers/ata/ahci_imx.c 809 */[];
	const struct ata_port_info cocci_id/* drivers/ata/ahci_imx.c 802 */;
	struct ata_port_operations cocci_id/* drivers/ata/ahci_imx.c 795 */;
	unsigned long cocci_id/* drivers/ata/ahci_imx.c 779 */;
	struct ata_link *cocci_id/* drivers/ata/ahci_imx.c 778 */;
	unsigned int *cocci_id/* drivers/ata/ahci_imx.c 778 */;
	struct imx_ahci_priv *cocci_id/* drivers/ata/ahci_imx.c 753 */;
	void __iomem *cocci_id/* drivers/ata/ahci_imx.c 752 */;
	struct ahci_host_priv *cocci_id/* drivers/ata/ahci_imx.c 751 */;
	struct ata_host *cocci_id/* drivers/ata/ahci_imx.c 750 */;
	struct ata_device *cocci_id/* drivers/ata/ahci_imx.c 749 */;
	u32 cocci_id/* drivers/ata/ahci_imx.c 748 */;
	struct ata_port *cocci_id/* drivers/ata/ahci_imx.c 746 */;
	void cocci_id/* drivers/ata/ahci_imx.c 746 */;
	struct device *cocci_id/* drivers/ata/ahci_imx.c 450 */;
	struct attribute *cocci_id/* drivers/ata/ahci_imx.c 439 */[];
	const struct thermal_zone_of_device_ops cocci_id/* drivers/ata/ahci_imx.c 433 */;
	char *cocci_id/* drivers/ata/ahci_imx.c 421 */;
	struct device_attribute *cocci_id/* drivers/ata/ahci_imx.c 420 */;
	ssize_t cocci_id/* drivers/ata/ahci_imx.c 419 */;
	int *cocci_id/* drivers/ata/ahci_imx.c 330 */;
	const u32 cocci_id/* drivers/ata/ahci_imx.c 284 */;
	enum{SATA_PHY_CR_CLOCK_CRCMP_LT_LIMIT=0x0001, SATA_PHY_CR_CLOCK_DAC_CTL=0x0008, SATA_PHY_CR_CLOCK_RTUNE_CTL=0x0009, SATA_PHY_CR_CLOCK_ADC_OUT=0x000A, SATA_PHY_CR_CLOCK_MPLL_TST=0x0017,} cocci_id/* drivers/ata/ahci_imx.c 271 */;
	enum{IMX_TIMER1MS=0x00e0, IMX_P0PHYCR=0x0178, IMX_P0PHYCR_TEST_PDDQ=1 << 20, IMX_P0PHYCR_CR_READ=1 << 19, IMX_P0PHYCR_CR_WRITE=1 << 18, IMX_P0PHYCR_CR_CAP_DATA=1 << 17, IMX_P0PHYCR_CR_CAP_ADDR=1 << 16, IMX_P0PHYSR=0x017c, IMX_P0PHYSR_CR_ACK=1 << 18, IMX_P0PHYSR_CR_DATA_OUT=0xffff << 0, IMX_LANE0_OUT_STAT=0x2003, IMX_LANE0_OUT_STAT_RX_PLL_STATE=1 << 1, IMX_CLOCK_RESET=0x7f3f, IMX_CLOCK_RESET_RESET=1 << 0, IMX8QM_SATA_PHY_RX_IMPED_RATIO_OFFSET=0x03, IMX8QM_SATA_PHY_TX_IMPED_RATIO_OFFSET=0x09, IMX8QM_SATA_PHY_IMPED_RATIO_85OHM=0x6c, IMX8QM_LPCG_PHYX2_OFFSET=0x00000, IMX8QM_CSR_PHYX2_OFFSET=0x90000, IMX8QM_CSR_PHYX1_OFFSET=0xa0000, IMX8QM_CSR_PHYX_STTS0_OFFSET=0x4, IMX8QM_CSR_PCIEA_OFFSET=0xb0000, IMX8QM_CSR_PCIEB_OFFSET=0xc0000, IMX8QM_CSR_SATA_OFFSET=0xd0000, IMX8QM_CSR_PCIE_CTRL2_OFFSET=0x8, IMX8QM_CSR_MISC_OFFSET=0xe0000, IMX8QM_LPCG_PHYX2_PCLK0_MASK=(0x3 << 16), IMX8QM_LPCG_PHYX2_PCLK1_MASK=(0x3 << 20), IMX8QM_PHY_APB_RSTN_0=BIT(0), IMX8QM_PHY_MODE_SATA=BIT(19), IMX8QM_PHY_MODE_MASK=(0xf << 17), IMX8QM_PHY_PIPE_RSTN_0=BIT(24), IMX8QM_PHY_PIPE_RSTN_OVERRIDE_0=BIT(25), IMX8QM_PHY_PIPE_RSTN_1=BIT(26), IMX8QM_PHY_PIPE_RSTN_OVERRIDE_1=BIT(27), IMX8QM_STTS0_LANE0_TX_PLL_LOCK=BIT(4), IMX8QM_MISC_IOB_RXENA=BIT(0), IMX8QM_MISC_IOB_TXENA=BIT(1), IMX8QM_MISC_PHYX1_EPCS_SEL=BIT(12), IMX8QM_MISC_CLKREQN_OUT_OVERRIDE_1=BIT(24), IMX8QM_MISC_CLKREQN_OUT_OVERRIDE_0=BIT(25), IMX8QM_MISC_CLKREQN_IN_OVERRIDE_1=BIT(28), IMX8QM_MISC_CLKREQN_IN_OVERRIDE_0=BIT(29), IMX8QM_SATA_CTRL_RESET_N=BIT(12), IMX8QM_SATA_CTRL_EPCS_PHYRESET_N=BIT(7), IMX8QM_CTRL_BUTTON_RST_N=BIT(21), IMX8QM_CTRL_POWER_UP_RST_N=BIT(23), IMX8QM_CTRL_LTSSM_ENABLE=BIT(4),} cocci_id/* drivers/ata/ahci_imx.c 26 */;
	u16 *cocci_id/* drivers/ata/ahci_imx.c 205 */;
	u16 cocci_id/* drivers/ata/ahci_imx.c 142 */;
	struct platform_driver cocci_id/* drivers/ata/ahci_imx.c 1219 */;
	bool cocci_id/* drivers/ata/ahci_imx.c 117 */;
	void cocci_id/* drivers/ata/ahci_imx.c 115 */(struct ata_host *host);
	int cocci_id/* drivers/ata/ahci_imx.c 111 */;
	enum ahci_imx_type cocci_id/* drivers/ata/ahci_imx.c 1065 */;
	unsigned int cocci_id/* drivers/ata/ahci_imx.c 1051 */;
	const struct of_device_id *cocci_id/* drivers/ata/ahci_imx.c 1048 */;
}
