Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 05:01:59 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.056      -58.427                    218                 9306        0.053        0.000                      0                 9306        3.000        0.000                       0                  3885  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25mhz_clk_wiz_0         32.194        0.000                      0                  289        0.140        0.000                      0                  289       19.500        0.000                       0                   142  
  clk_65mhz_clk_wiz_0         -0.506      -45.873                    212                 5644        0.117        0.000                      0                 5644        6.712        0.000                       0                  2441  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    1.610        0.000                      0                 2892        0.053        0.000                      0                 2892        4.500        0.000                       0                  1298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin          clk_25mhz_clk_wiz_0        0.737        0.000                      0                   33        1.055        0.000                      0                   33  
clk_25mhz_clk_wiz_0  sys_clk_pin                1.307        0.000                      0                  482        0.076        0.000                      0                  482  
clk_65mhz_clk_wiz_0  sys_clk_pin               -3.056      -12.553                      6                    6        0.418        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.194ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.014ns (13.673%)  route 6.402ns (86.327%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.898     9.121    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.498    41.501    sfx_manager/sd/clk_25mhz
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.077    41.578    
                         clock uncertainty           -0.094    41.484    
    SLICE_X62Y143        FDRE (Setup_fdre_C_CE)      -0.169    41.315    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.315    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                 32.194    

Slack (MET) :             32.194ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.014ns (13.673%)  route 6.402ns (86.327%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.898     9.121    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.498    41.501    sfx_manager/sd/clk_25mhz
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.077    41.578    
                         clock uncertainty           -0.094    41.484    
    SLICE_X62Y143        FDRE (Setup_fdre_C_CE)      -0.169    41.315    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.315    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                 32.194    

Slack (MET) :             32.194ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.014ns (13.673%)  route 6.402ns (86.327%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.898     9.121    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.498    41.501    sfx_manager/sd/clk_25mhz
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.077    41.578    
                         clock uncertainty           -0.094    41.484    
    SLICE_X62Y143        FDRE (Setup_fdre_C_CE)      -0.169    41.315    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.315    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                 32.194    

Slack (MET) :             32.510ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 1.014ns (14.359%)  route 6.048ns (85.641%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.543     8.767    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X61Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.496    41.499    sfx_manager/sd/clk_25mhz
    SLICE_X61Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.077    41.576    
                         clock uncertainty           -0.094    41.482    
    SLICE_X61Y143        FDRE (Setup_fdre_C_CE)      -0.205    41.277    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 32.510    

Slack (MET) :             32.671ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.014ns (14.703%)  route 5.882ns (85.297%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.378     8.601    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X55Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.491    41.494    sfx_manager/sd/clk_25mhz
    SLICE_X55Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[16]/C
                         clock pessimism              0.077    41.571    
                         clock uncertainty           -0.094    41.477    
    SLICE_X55Y143        FDRE (Setup_fdre_C_CE)      -0.205    41.272    sfx_manager/sd/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 32.671    

Slack (MET) :             32.684ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.014ns (14.732%)  route 5.869ns (85.268%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.365     8.588    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X55Y144        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.491    41.494    sfx_manager/sd/clk_25mhz
    SLICE_X55Y144        FDRE                                         r  sfx_manager/sd/cmd_out_reg[18]/C
                         clock pessimism              0.077    41.571    
                         clock uncertainty           -0.094    41.477    
    SLICE_X55Y144        FDRE (Setup_fdre_C_CE)      -0.205    41.272    sfx_manager/sd/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 32.684    

Slack (MET) :             32.684ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.014ns (14.732%)  route 5.869ns (85.268%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.365     8.588    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X55Y144        FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.491    41.494    sfx_manager/sd/clk_25mhz
    SLICE_X55Y144        FDRE                                         r  sfx_manager/sd/cmd_out_reg[19]/C
                         clock pessimism              0.077    41.571    
                         clock uncertainty           -0.094    41.477    
    SLICE_X55Y144        FDRE (Setup_fdre_C_CE)      -0.205    41.272    sfx_manager/sd/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 32.684    

Slack (MET) :             32.684ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.014ns (14.513%)  route 5.973ns (85.487%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 41.669 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.468     8.692    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.666    41.669    sfx_manager/sd/clk_25mhz
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/C
                         clock pessimism              0.006    41.675    
                         clock uncertainty           -0.094    41.581    
    SLICE_X53Y150        FDRE (Setup_fdre_C_CE)      -0.205    41.376    sfx_manager/sd/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 32.684    

Slack (MET) :             32.684ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.014ns (14.513%)  route 5.973ns (85.487%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 41.669 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.468     8.692    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.666    41.669    sfx_manager/sd/clk_25mhz
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/C
                         clock pessimism              0.006    41.675    
                         clock uncertainty           -0.094    41.581    
    SLICE_X53Y150        FDRE (Setup_fdre_C_CE)      -0.205    41.376    sfx_manager/sd/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 32.684    

Slack (MET) :             32.689ns  (required time - arrival time)
  Source:                 sfx_manager/sd/boot_counter_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 1.014ns (14.740%)  route 5.865ns (85.260%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.703     1.705    sfx_manager/sd/clk_25mhz
    SLICE_X76Y143        FDSE                                         r  sfx_manager/sd/boot_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y143        FDSE (Prop_fdse_C_Q)         0.518     2.223 f  sfx_manager/sd/boot_counter_reg[14]/Q
                         net (fo=2, routed)           0.856     3.079    sfx_manager/sd/boot_counter_reg[14]
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124     3.203 r  sfx_manager/sd/state[4]_i_11/O
                         net (fo=1, routed)           0.807     4.011    sfx_manager/sd/state[4]_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     4.135 r  sfx_manager/sd/state[4]_i_6/O
                         net (fo=10, routed)          1.578     5.713    sfx_manager/sd/state[4]_i_6_n_0
    SLICE_X81Y148        LUT6 (Prop_lut6_I1_O)        0.124     5.837 f  sfx_manager/sd/cmd_out[47]_i_3/O
                         net (fo=2, routed)           0.263     6.100    sfx_manager/sd/cmd_out[47]_i_3_n_0
    SLICE_X81Y148        LUT3 (Prop_lut3_I2_O)        0.124     6.224 r  sfx_manager/sd/cmd_out[47]_i_1/O
                         net (fo=55, routed)          2.361     8.584    sfx_manager/sd/cmd_out[47]_i_1_n_0
    SLICE_X57Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.492    41.495    sfx_manager/sd/clk_25mhz
    SLICE_X57Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism              0.077    41.572    
                         clock uncertainty           -0.094    41.478    
    SLICE_X57Y143        FDRE (Setup_fdre_C_CE)      -0.205    41.273    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 32.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.088%)  route 0.404ns (65.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.562     0.564    sfx_manager/sd/clk_25mhz
    SLICE_X56Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  sfx_manager/sd/cmd_out_reg[29]/Q
                         net (fo=1, routed)           0.404     1.132    sfx_manager/sd/cmd_out_reg_n_0_[29]
    SLICE_X58Y150        LUT6 (Prop_lut6_I4_O)        0.045     1.177 r  sfx_manager/sd/cmd_out[30]_i_1/O
                         net (fo=1, routed)           0.000     1.177    sfx_manager/sd/cmd_out[30]
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.920     0.922    sfx_manager/sd/clk_25mhz
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/C
                         clock pessimism             -0.005     0.917    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.120     1.037    sfx_manager/sd/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.899%)  route 0.237ns (53.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.668     0.670    sfx_manager/sd/clk_25mhz
    SLICE_X80Y150        FDRE                                         r  sfx_manager/sd/data_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y150        FDRE (Prop_fdre_C_Q)         0.164     0.834 r  sfx_manager/sd/data_sig_reg[0]/Q
                         net (fo=2, routed)           0.237     1.071    sfx_manager/sd/data_sig_reg_n_0_[0]
    SLICE_X81Y149        LUT6 (Prop_lut6_I4_O)        0.045     1.116 r  sfx_manager/sd/data_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.116    sfx_manager/sd/data_sig[1]_i_1_n_0
    SLICE_X81Y149        FDRE                                         r  sfx_manager/sd/data_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_25mhz
    SLICE_X81Y149        FDRE                                         r  sfx_manager/sd/data_sig_reg[1]/C
                         clock pessimism             -0.005     0.868    
    SLICE_X81Y149        FDRE (Hold_fdre_C_D)         0.092     0.960    sfx_manager/sd/data_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.325%)  route 0.299ns (61.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.668     0.670    sfx_manager/sd/clk_25mhz
    SLICE_X77Y150        FDRE                                         r  sfx_manager/sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  sfx_manager/sd/state_reg[2]/Q
                         net (fo=95, routed)          0.299     1.110    sfx_manager/sd/state_reg_n_0_[2]
    SLICE_X76Y149        LUT6 (Prop_lut6_I4_O)        0.045     1.155 r  sfx_manager/sd/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.155    sfx_manager/sd/state[1]_i_1__0_n_0
    SLICE_X76Y149        FDRE                                         r  sfx_manager/sd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.867     0.868    sfx_manager/sd/clk_25mhz
    SLICE_X76Y149        FDRE                                         r  sfx_manager/sd/state_reg[1]/C
                         clock pessimism             -0.005     0.864    
    SLICE_X76Y149        FDRE (Hold_fdre_C_D)         0.121     0.985    sfx_manager/sd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sfx_manager/sd/byte_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/byte_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.209ns (34.350%)  route 0.399ns (65.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.597     0.599    sfx_manager/sd/clk_25mhz
    SLICE_X78Y149        FDRE                                         r  sfx_manager/sd/byte_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.164     0.763 r  sfx_manager/sd/byte_counter_reg[1]/Q
                         net (fo=13, routed)          0.399     1.162    sfx_manager/sd/byte_counter_reg_n_0_[1]
    SLICE_X79Y151        LUT6 (Prop_lut6_I2_O)        0.045     1.207 r  sfx_manager/sd/byte_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.207    sfx_manager/sd/byte_counter[4]_i_1_n_0
    SLICE_X79Y151        FDRE                                         r  sfx_manager/sd/byte_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.944     0.946    sfx_manager/sd/clk_25mhz
    SLICE_X79Y151        FDRE                                         r  sfx_manager/sd/byte_counter_reg[4]/C
                         clock pessimism             -0.005     0.941    
    SLICE_X79Y151        FDRE (Hold_fdre_C_D)         0.091     1.032    sfx_manager/sd/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.190ns (39.474%)  route 0.291ns (60.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.668     0.670    sfx_manager/sd/clk_25mhz
    SLICE_X77Y150        FDRE                                         r  sfx_manager/sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.141     0.811 f  sfx_manager/sd/state_reg[2]/Q
                         net (fo=95, routed)          0.291     1.102    sfx_manager/sd/state_reg_n_0_[2]
    SLICE_X77Y149        LUT5 (Prop_lut5_I2_O)        0.049     1.151 r  sfx_manager/sd/cmd_out[41]_i_1/O
                         net (fo=1, routed)           0.000     1.151    sfx_manager/sd/cmd_out[41]
    SLICE_X77Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.867     0.868    sfx_manager/sd/clk_25mhz
    SLICE_X77Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[41]/C
                         clock pessimism             -0.005     0.864    
    SLICE_X77Y149        FDRE (Hold_fdre_C_D)         0.104     0.968    sfx_manager/sd/cmd_out_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/recv_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.104%)  route 0.329ns (63.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.593     0.595    sfx_manager/sd/clk_25mhz
    SLICE_X77Y146        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.141     0.736 r  sfx_manager/sd/state_reg[0]/Q
                         net (fo=78, routed)          0.262     0.997    sfx_manager/sd/state_reg_n_0_[0]
    SLICE_X76Y150        LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  sfx_manager/sd/recv_data[7]_i_1/O
                         net (fo=8, routed)           0.068     1.110    sfx_manager/sd/recv_data[7]_i_1_n_0
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.943     0.945    sfx_manager/sd/clk_25mhz
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[0]/C
                         clock pessimism             -0.005     0.940    
    SLICE_X76Y150        FDRE (Hold_fdre_C_CE)       -0.016     0.924    sfx_manager/sd/recv_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/recv_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.104%)  route 0.329ns (63.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.593     0.595    sfx_manager/sd/clk_25mhz
    SLICE_X77Y146        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.141     0.736 r  sfx_manager/sd/state_reg[0]/Q
                         net (fo=78, routed)          0.262     0.997    sfx_manager/sd/state_reg_n_0_[0]
    SLICE_X76Y150        LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  sfx_manager/sd/recv_data[7]_i_1/O
                         net (fo=8, routed)           0.068     1.110    sfx_manager/sd/recv_data[7]_i_1_n_0
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.943     0.945    sfx_manager/sd/clk_25mhz
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[1]/C
                         clock pessimism             -0.005     0.940    
    SLICE_X76Y150        FDRE (Hold_fdre_C_CE)       -0.016     0.924    sfx_manager/sd/recv_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/recv_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.104%)  route 0.329ns (63.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.593     0.595    sfx_manager/sd/clk_25mhz
    SLICE_X77Y146        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.141     0.736 r  sfx_manager/sd/state_reg[0]/Q
                         net (fo=78, routed)          0.262     0.997    sfx_manager/sd/state_reg_n_0_[0]
    SLICE_X76Y150        LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  sfx_manager/sd/recv_data[7]_i_1/O
                         net (fo=8, routed)           0.068     1.110    sfx_manager/sd/recv_data[7]_i_1_n_0
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.943     0.945    sfx_manager/sd/clk_25mhz
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[5]/C
                         clock pessimism             -0.005     0.940    
    SLICE_X76Y150        FDRE (Hold_fdre_C_CE)       -0.016     0.924    sfx_manager/sd/recv_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/recv_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.104%)  route 0.329ns (63.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.593     0.595    sfx_manager/sd/clk_25mhz
    SLICE_X77Y146        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.141     0.736 r  sfx_manager/sd/state_reg[0]/Q
                         net (fo=78, routed)          0.262     0.997    sfx_manager/sd/state_reg_n_0_[0]
    SLICE_X76Y150        LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  sfx_manager/sd/recv_data[7]_i_1/O
                         net (fo=8, routed)           0.068     1.110    sfx_manager/sd/recv_data[7]_i_1_n_0
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.943     0.945    sfx_manager/sd/clk_25mhz
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[6]/C
                         clock pessimism             -0.005     0.940    
    SLICE_X76Y150        FDRE (Hold_fdre_C_CE)       -0.016     0.924    sfx_manager/sd/recv_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/recv_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.104%)  route 0.329ns (63.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.593     0.595    sfx_manager/sd/clk_25mhz
    SLICE_X77Y146        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y146        FDRE (Prop_fdre_C_Q)         0.141     0.736 r  sfx_manager/sd/state_reg[0]/Q
                         net (fo=78, routed)          0.262     0.997    sfx_manager/sd/state_reg_n_0_[0]
    SLICE_X76Y150        LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  sfx_manager/sd/recv_data[7]_i_1/O
                         net (fo=8, routed)           0.068     1.110    sfx_manager/sd/recv_data[7]_i_1_n_0
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.943     0.945    sfx_manager/sd/clk_25mhz
    SLICE_X76Y150        FDRE                                         r  sfx_manager/sd/recv_data_reg[7]/C
                         clock pessimism             -0.005     0.940    
    SLICE_X76Y150        FDRE (Hold_fdre_C_CE)       -0.016     0.924    sfx_manager/sd/recv_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y145    sfx_manager/sd/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y145    sfx_manager/sd/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y145    sfx_manager/sd/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y145    sfx_manager/sd/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y145    sfx_manager/sd/bit_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y145    sfx_manager/sd/bit_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y148    sfx_manager/sd/bit_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y148    sfx_manager/sd/bit_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y150    sfx_manager/sd/byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y151    sfx_manager/sd/byte_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y151    sfx_manager/sd/byte_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y151    sfx_manager/sd/byte_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y151    sfx_manager/sd/byte_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y151    sfx_manager/sd/byte_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y151    sfx_manager/sd/byte_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y151    sfx_manager/sd/byte_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y150    sfx_manager/sd/byte_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y143    sfx_manager/sd/cmd_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y145    sfx_manager/sd/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y145    sfx_manager/sd/bit_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y148    sfx_manager/sd/bit_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y148    sfx_manager/sd/bit_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y146    sfx_manager/sd/bit_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y146    sfx_manager/sd/bit_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y140    sfx_manager/sd/boot_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y142    sfx_manager/sd/boot_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y142    sfx_manager/sd/boot_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y143    sfx_manager/sd/boot_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :          212  Failing Endpoints,  Worst Slack       -0.506ns,  Total Violation      -45.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[9][12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.700ns  (logic 4.692ns (29.885%)  route 11.008ns (70.114%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 16.878 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.048    16.501    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X59Y114        LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  MouseCtl/tile_status[9][12][1]_i_5/O
                         net (fo=2, routed)           0.584    17.209    minesweeper/tile_status_reg[9][12][1]_1
    SLICE_X59Y114        LUT6 (Prop_lut6_I4_O)        0.124    17.333 r  minesweeper/tile_status[9][12][0]_i_1/O
                         net (fo=1, routed)           0.000    17.333    minesweeper/tile_status[9][12][0]_i_1_n_0
    SLICE_X59Y114        FDRE                                         r  minesweeper/tile_status_reg[9][12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.491    16.878    minesweeper/clk_65mhz
    SLICE_X59Y114        FDRE                                         r  minesweeper/tile_status_reg[9][12][0]/C
                         clock pessimism             -0.001    16.877    
                         clock uncertainty           -0.079    16.798    
    SLICE_X59Y114        FDRE (Setup_fdre_C_D)        0.029    16.827    minesweeper/tile_status_reg[9][12][0]
  -------------------------------------------------------------------
                         required time                         16.827    
                         arrival time                         -17.333    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.747ns  (logic 4.692ns (29.796%)  route 11.055ns (70.204%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 16.879 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.026    16.479    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X66Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.603 r  MouseCtl/tile_status[11][10][1]_i_5/O
                         net (fo=2, routed)           0.653    17.257    minesweeper/tile_status_reg[11][10][1]_1
    SLICE_X66Y116        LUT6 (Prop_lut6_I4_O)        0.124    17.381 r  minesweeper/tile_status[11][10][0]_i_1/O
                         net (fo=1, routed)           0.000    17.381    minesweeper/tile_status[11][10][0]_i_1_n_0
    SLICE_X66Y116        FDRE                                         r  minesweeper/tile_status_reg[11][10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.492    16.879    minesweeper/clk_65mhz
    SLICE_X66Y116        FDRE                                         r  minesweeper/tile_status_reg[11][10][0]/C
                         clock pessimism             -0.001    16.878    
                         clock uncertainty           -0.079    16.799    
    SLICE_X66Y116        FDRE (Setup_fdre_C_D)        0.077    16.876    minesweeper/tile_status_reg[11][10][0]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -17.381    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[9][12][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.698ns  (logic 4.692ns (29.889%)  route 11.006ns (70.111%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 16.878 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.048    16.501    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X59Y114        LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  MouseCtl/tile_status[9][12][1]_i_5/O
                         net (fo=2, routed)           0.582    17.207    minesweeper/tile_status_reg[9][12][1]_1
    SLICE_X59Y114        LUT6 (Prop_lut6_I4_O)        0.124    17.331 r  minesweeper/tile_status[9][12][1]_i_1/O
                         net (fo=1, routed)           0.000    17.331    minesweeper/tile_status[9][12][1]_i_1_n_0
    SLICE_X59Y114        FDRE                                         r  minesweeper/tile_status_reg[9][12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.491    16.878    minesweeper/clk_65mhz
    SLICE_X59Y114        FDRE                                         r  minesweeper/tile_status_reg[9][12][1]/C
                         clock pessimism             -0.001    16.877    
                         clock uncertainty           -0.079    16.798    
    SLICE_X59Y114        FDRE (Setup_fdre_C_D)        0.031    16.829    minesweeper/tile_status_reg[9][12][1]
  -------------------------------------------------------------------
                         required time                         16.829    
                         arrival time                         -17.331    
  -------------------------------------------------------------------
                         slack                                 -0.502    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[0][11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.687ns  (logic 4.692ns (29.910%)  route 10.995ns (70.090%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.874 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.114    16.567    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124    16.691 r  MouseCtl/tile_status[0][11][1]_i_4/O
                         net (fo=2, routed)           0.506    17.196    minesweeper/tile_status_reg[0][11][1]_1
    SLICE_X63Y119        LUT6 (Prop_lut6_I4_O)        0.124    17.320 r  minesweeper/tile_status[0][11][0]_i_1/O
                         net (fo=1, routed)           0.000    17.320    minesweeper/tile_status[0][11][0]_i_1_n_0
    SLICE_X63Y119        FDRE                                         r  minesweeper/tile_status_reg[0][11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.487    16.874    minesweeper/clk_65mhz
    SLICE_X63Y119        FDRE                                         r  minesweeper/tile_status_reg[0][11][0]/C
                         clock pessimism             -0.001    16.873    
                         clock uncertainty           -0.079    16.794    
    SLICE_X63Y119        FDRE (Setup_fdre_C_D)        0.029    16.823    minesweeper/tile_status_reg[0][11][0]
  -------------------------------------------------------------------
                         required time                         16.823    
                         arrival time                         -17.320    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[3][11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.671ns  (logic 4.692ns (29.941%)  route 10.979ns (70.059%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 16.872 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.160    16.613    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X67Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.737 r  MouseCtl/tile_status[3][11][1]_i_5/O
                         net (fo=2, routed)           0.444    17.180    minesweeper/tile_status_reg[3][11][1]_1
    SLICE_X67Y122        LUT6 (Prop_lut6_I4_O)        0.124    17.304 r  minesweeper/tile_status[3][11][1]_i_1/O
                         net (fo=1, routed)           0.000    17.304    minesweeper/tile_status[3][11][1]_i_1_n_0
    SLICE_X67Y122        FDRE                                         r  minesweeper/tile_status_reg[3][11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.485    16.872    minesweeper/clk_65mhz
    SLICE_X67Y122        FDRE                                         r  minesweeper/tile_status_reg[3][11][1]/C
                         clock pessimism             -0.001    16.871    
                         clock uncertainty           -0.079    16.792    
    SLICE_X67Y122        FDRE (Setup_fdre_C_D)        0.029    16.821    minesweeper/tile_status_reg[3][11][1]
  -------------------------------------------------------------------
                         required time                         16.821    
                         arrival time                         -17.304    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[11][9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.668ns  (logic 4.692ns (29.946%)  route 10.976ns (70.054%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.875 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.107    16.560    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X65Y119        LUT6 (Prop_lut6_I0_O)        0.124    16.684 r  MouseCtl/tile_status[11][9][1]_i_4/O
                         net (fo=2, routed)           0.494    17.178    minesweeper/tile_status_reg[11][9][1]_1
    SLICE_X65Y119        LUT6 (Prop_lut6_I4_O)        0.124    17.302 r  minesweeper/tile_status[11][9][1]_i_1/O
                         net (fo=1, routed)           0.000    17.302    minesweeper/tile_status[11][9][1]_i_1_n_0
    SLICE_X65Y119        FDRE                                         r  minesweeper/tile_status_reg[11][9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.488    16.875    minesweeper/clk_65mhz
    SLICE_X65Y119        FDRE                                         r  minesweeper/tile_status_reg[11][9][1]/C
                         clock pessimism             -0.001    16.874    
                         clock uncertainty           -0.079    16.795    
    SLICE_X65Y119        FDRE (Setup_fdre_C_D)        0.029    16.824    minesweeper/tile_status_reg[11][9][1]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -17.302    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[6][11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.656ns  (logic 4.692ns (29.969%)  route 10.964ns (70.031%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 16.873 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.032    16.485    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.124    16.609 r  MouseCtl/tile_status[6][11][1]_i_5/O
                         net (fo=2, routed)           0.556    17.166    minesweeper/tile_status_reg[6][11][1]_1
    SLICE_X61Y118        LUT6 (Prop_lut6_I4_O)        0.124    17.290 r  minesweeper/tile_status[6][11][0]_i_1/O
                         net (fo=1, routed)           0.000    17.290    minesweeper/tile_status[6][11][0]_i_1_n_0
    SLICE_X61Y118        FDRE                                         r  minesweeper/tile_status_reg[6][11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.486    16.873    minesweeper/clk_65mhz
    SLICE_X61Y118        FDRE                                         r  minesweeper/tile_status_reg[6][11][0]/C
                         clock pessimism             -0.001    16.872    
                         clock uncertainty           -0.079    16.793    
    SLICE_X61Y118        FDRE (Setup_fdre_C_D)        0.029    16.822    minesweeper/tile_status_reg[6][11][0]
  -------------------------------------------------------------------
                         required time                         16.822    
                         arrival time                         -17.290    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[4][11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.650ns  (logic 4.692ns (29.980%)  route 10.958ns (70.020%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.875 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.138    16.591    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X67Y120        LUT6 (Prop_lut6_I0_O)        0.124    16.715 r  MouseCtl/tile_status[4][11][1]_i_5/O
                         net (fo=2, routed)           0.445    17.160    minesweeper/tile_status_reg[4][11][1]_1
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.124    17.284 r  minesweeper/tile_status[4][11][0]_i_1/O
                         net (fo=1, routed)           0.000    17.284    minesweeper/tile_status[4][11][0]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  minesweeper/tile_status_reg[4][11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.488    16.875    minesweeper/clk_65mhz
    SLICE_X67Y120        FDRE                                         r  minesweeper/tile_status_reg[4][11][0]/C
                         clock pessimism             -0.001    16.874    
                         clock uncertainty           -0.079    16.795    
    SLICE_X67Y120        FDRE (Setup_fdre_C_D)        0.029    16.824    minesweeper/tile_status_reg[4][11][0]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                         -17.284    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[3][7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.648ns  (logic 4.692ns (29.984%)  route 10.956ns (70.016%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.874 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.815    14.300    minesweeper/flag_counter[6]_i_18_0
    SLICE_X67Y107        LUT4 (Prop_lut4_I2_O)        0.124    14.424 f  minesweeper/tile_status[1][2][1]_i_7/O
                         net (fo=5, routed)           0.905    15.329    minesweeper/tile_status[1][2][1]_i_7_n_0
    SLICE_X67Y112        LUT4 (Prop_lut4_I3_O)        0.124    15.453 r  minesweeper/tile_status[1][6][0]_i_4/O
                         net (fo=110, routed)         1.144    16.596    MouseCtl/tile_status_reg[12][7][1]
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    16.720 r  MouseCtl/tile_status[3][7][1]_i_5/O
                         net (fo=2, routed)           0.437    17.158    minesweeper/tile_status_reg[3][7][1]_1
    SLICE_X64Y121        LUT6 (Prop_lut6_I4_O)        0.124    17.282 r  minesweeper/tile_status[3][7][0]_i_1/O
                         net (fo=1, routed)           0.000    17.282    minesweeper/tile_status[3][7][0]_i_1_n_0
    SLICE_X64Y121        FDRE                                         r  minesweeper/tile_status_reg[3][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.487    16.874    minesweeper/clk_65mhz
    SLICE_X64Y121        FDRE                                         r  minesweeper/tile_status_reg[3][7][0]/C
                         clock pessimism             -0.001    16.873    
                         clock uncertainty           -0.079    16.794    
    SLICE_X64Y121        FDRE (Setup_fdre_C_D)        0.029    16.823    minesweeper/tile_status_reg[3][7][0]
  -------------------------------------------------------------------
                         required time                         16.823    
                         arrival time                         -17.282    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[8][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.657ns  (logic 4.692ns (29.967%)  route 10.965ns (70.033%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.631     1.633    MouseCtl/clk_65mhz
    SLICE_X65Y94         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.702     2.791    MouseCtl/ypos[7]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     2.915 r  MouseCtl/fifo_y[0]_i_39/O
                         net (fo=2, routed)           0.452     3.367    MouseCtl/fifo_y[0]_i_39_n_0
    SLICE_X65Y95         LUT5 (Prop_lut5_I4_O)        0.124     3.491 r  MouseCtl/fifo_y[0]_i_8/O
                         net (fo=2, routed)           0.786     4.277    MouseCtl/fifo_y[0]_i_8_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.784 r  MouseCtl/fifo_y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.784    MouseCtl/fifo_y_reg[0]_i_2_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.006 f  MouseCtl/tile_status_reg[3][5][1]_i_2/O[0]
                         net (fo=39, routed)          0.552     5.558    minesweeper/fifo_y_reg[0]_0[0]
    SLICE_X63Y96         LUT1 (Prop_lut1_I0_O)        0.299     5.857 r  minesweeper/fifo_y[0]_i_43/O
                         net (fo=1, routed)           0.000     5.857    minesweeper/fifo_y[0]_i_43_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.407 r  minesweeper/fifo_y_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.407    minesweeper/fifo_y_reg[0]_i_14_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.741 r  minesweeper/fifo_y_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.679     7.421    MouseCtl/fifo_y_reg[0][1]
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.303     7.724 r  MouseCtl/fifo_y[0]_i_26/O
                         net (fo=1, routed)           0.000     7.724    MouseCtl/fifo_y[0]_i_26_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.257 r  MouseCtl/fifo_y_reg[0]_i_4/CO[3]
                         net (fo=32, routed)          0.890     9.147    MouseCtl/fifo_y_reg[0]_i_4_n_0
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.124     9.271 r  MouseCtl/tile_status[12][2][1]_i_5/O
                         net (fo=127, routed)         0.861    10.132    minesweeper/flag_counter[6]_i_58_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.256 r  minesweeper/flag_counter[6]_i_173/O
                         net (fo=1, routed)           0.650    10.906    minesweeper/flag_counter[6]_i_173_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124    11.030 r  minesweeper/flag_counter[6]_i_97/O
                         net (fo=1, routed)           0.645    11.675    minesweeper/flag_counter[6]_i_97_n_0
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.799 r  minesweeper/flag_counter[6]_i_43/O
                         net (fo=1, routed)           0.716    12.514    minesweeper/flag_counter[6]_i_43_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.638 r  minesweeper/flag_counter[6]_i_16/O
                         net (fo=1, routed)           0.723    13.361    minesweeper/flag_counter[6]_i_16_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.485 r  minesweeper/flag_counter[6]_i_7/O
                         net (fo=24, routed)          0.881    14.366    minesweeper/flag_counter[6]_i_18_0
    SLICE_X68Y107        LUT4 (Prop_lut4_I0_O)        0.124    14.490 r  minesweeper/tile_status[1][2][0]_i_5/O
                         net (fo=84, routed)          0.734    15.225    minesweeper/mouse_left_edge_reg_6
    SLICE_X68Y108        LUT4 (Prop_lut4_I0_O)        0.124    15.349 f  minesweeper/tile_status[1][2][0]_i_4/O
                         net (fo=110, routed)         1.248    16.597    minesweeper/mouse_left_edge_reg_2
    SLICE_X71Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  minesweeper/tile_status[8][3][1]_i_2/O
                         net (fo=2, routed)           0.446    17.167    minesweeper/tile_status[8][3][1]_i_2_n_0
    SLICE_X71Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.291 r  minesweeper/tile_status[8][3][1]_i_1/O
                         net (fo=1, routed)           0.000    17.291    minesweeper/tile_status[8][3][1]_i_1_n_0
    SLICE_X71Y103        FDRE                                         r  minesweeper/tile_status_reg[8][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.499    16.886    minesweeper/clk_65mhz
    SLICE_X71Y103        FDRE                                         r  minesweeper/tile_status_reg[8][3][1]/C
                         clock pessimism             -0.001    16.885    
                         clock uncertainty           -0.079    16.806    
    SLICE_X71Y103        FDRE (Setup_fdre_C_D)        0.032    16.838    minesweeper/tile_status_reg[8][3][1]
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                         -17.291    
  -------------------------------------------------------------------
                         slack                                 -0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/hcount_reg[1][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.474%)  route 0.149ns (47.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.554     0.556    xvga1/clk_65mhz
    SLICE_X58Y78         FDRE                                         r  xvga1/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  xvga1/hcount_out_reg[7]/Q
                         net (fo=17, routed)          0.149     0.868    minesweeper/Q[7]
    SLICE_X60Y77         SRL16E                                       r  minesweeper/hcount_reg[1][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.822     0.824    minesweeper/clk_65mhz
    SLICE_X60Y77         SRL16E                                       r  minesweeper/hcount_reg[1][7]_srl5/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X60Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.752    minesweeper/hcount_reg[1][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.594     0.596    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X79Y84         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.089     0.826    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[3]
    SLICE_X78Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.871    MouseCtl/Inst_Ps2Interface/FSM_onehot_state[4]_i_1_n_0
    SLICE_X78Y84         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.864     0.866    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X78Y84         FDCE                                         r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.257     0.609    
    SLICE_X78Y84         FDCE (Hold_fdce_C_D)         0.120     0.729    MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.725%)  route 0.265ns (65.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.570     0.572    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y87          FDRE                                         r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.713 r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.265     0.978    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X0Y36         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.886     0.888    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y36         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.633    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.816    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.556     0.558    minesweeper/td/clk_65mhz
    SLICE_X71Y77         FDRE                                         r  minesweeper/td/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  minesweeper/td/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.110     0.809    mouse_renderer/pixel_reg[11]_0[7]
    SLICE_X71Y76         FDRE                                         r  mouse_renderer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823     0.825    mouse_renderer/clk_65mhz
    SLICE_X71Y76         FDRE                                         r  mouse_renderer/pixel_reg[7]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X71Y76         FDRE (Hold_fdre_C_D)         0.072     0.641    mouse_renderer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 random/lfsr_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            random/lfsr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.593     0.595    random/clk_65mhz
    SLICE_X86Y127        FDPE                                         r  random/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDPE (Prop_fdpe_C_Q)         0.141     0.736 r  random/lfsr_reg[5]/Q
                         net (fo=2, routed)           0.113     0.849    random/random_number[5]
    SLICE_X86Y128        FDCE                                         r  random/lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.862     0.864    random/clk_65mhz
    SLICE_X86Y128        FDCE                                         r  random/lfsr_reg[4]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X86Y128        FDCE (Hold_fdce_C_D)         0.071     0.680    random/lfsr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/vcount_reg[1][2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.865%)  route 0.136ns (49.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.554     0.556    xvga1/clk_65mhz
    SLICE_X59Y78         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=17, routed)          0.136     0.833    minesweeper/vcount_reg[0][9]_0[2]
    SLICE_X60Y78         SRL16E                                       r  minesweeper/vcount_reg[1][2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823     0.825    minesweeper/clk_65mhz
    SLICE_X60Y78         SRL16E                                       r  minesweeper/vcount_reg[1][2]_srl5/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X60Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.664    minesweeper/vcount_reg[1][2]_srl5
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.556     0.558    minesweeper/td/clk_65mhz
    SLICE_X71Y77         FDRE                                         r  minesweeper/td/pixel_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  minesweeper/td/pixel_out_reg[6]/Q
                         net (fo=1, routed)           0.110     0.809    mouse_renderer/pixel_reg[11]_0[6]
    SLICE_X71Y76         FDRE                                         r  mouse_renderer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823     0.825    mouse_renderer/clk_65mhz
    SLICE_X71Y76         FDRE                                         r  mouse_renderer/pixel_reg[6]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X71Y76         FDRE (Hold_fdre_C_D)         0.070     0.639    mouse_renderer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.556     0.558    minesweeper/td/clk_65mhz
    SLICE_X71Y77         FDRE                                         r  minesweeper/td/pixel_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  minesweeper/td/pixel_out_reg[11]/Q
                         net (fo=1, routed)           0.110     0.809    mouse_renderer/pixel_reg[11]_0[11]
    SLICE_X71Y76         FDRE                                         r  mouse_renderer/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.823     0.825    mouse_renderer/clk_65mhz
    SLICE_X71Y76         FDRE                                         r  mouse_renderer/pixel_reg[11]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X71Y76         FDRE (Hold_fdre_C_D)         0.066     0.635    mouse_renderer/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 random/lfsr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            random/lfsr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.598     0.600    random/clk_65mhz
    SLICE_X85Y114        FDCE                                         r  random/lfsr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141     0.741 r  random/lfsr_reg[20]/Q
                         net (fo=1, routed)           0.110     0.851    random/lfsr[20]
    SLICE_X84Y114        FDCE                                         r  random/lfsr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.868     0.870    random/clk_65mhz
    SLICE_X84Y114        FDCE                                         r  random/lfsr_reg[19]/C
                         clock pessimism             -0.258     0.613    
    SLICE_X84Y114        FDCE (Hold_fdce_C_D)         0.063     0.676    random/lfsr_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.587%)  route 0.279ns (66.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.570     0.572    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y87          FDRE                                         r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     0.713 r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.279     0.991    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X0Y36         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.886     0.888    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y36         RAMB18E1                                     r  minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.633    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.816    minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.385      12.441     RAMB18_X0Y36     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.385      12.441     RAMB18_X0Y36     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y32     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y32     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y18     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y18     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y13     minesweeper/td/two_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y13     minesweeper/td/two_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y31     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y31     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y74     mouse_renderer/vsync_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y78     minesweeper/vcount_reg[1][8]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y78     minesweeper/vcount_reg[1][4]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 1.390ns (18.437%)  route 6.149ns (81.563%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.707     5.309    sfx_manager/clk_100mhz
    SLICE_X80Y141        FDRE                                         r  sfx_manager/sample_trigger_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.518     5.827 f  sfx_manager/sample_trigger_count_reg[4]/Q
                         net (fo=2, routed)           0.850     6.677    sfx_manager/sfx0/sample_counter_reg[0]_0[4]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124     6.801 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.282     7.083    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X78Y141        LUT4 (Prop_lut4_I3_O)        0.124     7.207 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.443     7.650    sfx_manager/sfx0/sample_trigger_count_reg[8]
    SLICE_X80Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.435    10.209    sfx_manager/sfx1/sample_counter_reg[0]_0
    SLICE_X50Y129        LUT2 (Prop_lut2_I0_O)        0.146    10.355 r  sfx_manager/sfx1/fifo_i_3__3/O
                         net (fo=8, routed)           0.789    11.144    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.354    11.498 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.351    12.849    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.535    14.957    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.188    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.459    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -12.849    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 2.489ns (32.067%)  route 5.273ns (67.933%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.707     5.309    sfx_manager/clk_100mhz
    SLICE_X80Y141        FDRE                                         r  sfx_manager/sample_trigger_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.518     5.827 f  sfx_manager/sample_trigger_count_reg[4]/Q
                         net (fo=2, routed)           0.850     6.677    sfx_manager/sfx0/sample_counter_reg[0]_0[4]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124     6.801 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.282     7.083    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X78Y141        LUT4 (Prop_lut4_I3_O)        0.124     7.207 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.443     7.650    sfx_manager/sfx0/sample_trigger_count_reg[8]
    SLICE_X80Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.435    10.209    sfx_manager/sfx1/sample_counter_reg[0]_0
    SLICE_X50Y129        LUT2 (Prop_lut2_I0_O)        0.146    10.355 r  sfx_manager/sfx1/fifo_i_3__3/O
                         net (fo=8, routed)           0.789    11.144    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.328    11.472 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.474    11.946    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X48Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.070 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.070    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.620 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.620    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.734 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.734    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.848 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.848    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.071 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.071    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X48Y132        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.489    14.911    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X48Y132        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X48Y132        FDRE (Setup_fdre_C_D)        0.062    15.126    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 2.486ns (32.040%)  route 5.273ns (67.960%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.707     5.309    sfx_manager/clk_100mhz
    SLICE_X80Y141        FDRE                                         r  sfx_manager/sample_trigger_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.518     5.827 f  sfx_manager/sample_trigger_count_reg[4]/Q
                         net (fo=2, routed)           0.850     6.677    sfx_manager/sfx0/sample_counter_reg[0]_0[4]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124     6.801 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.282     7.083    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X78Y141        LUT4 (Prop_lut4_I3_O)        0.124     7.207 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.443     7.650    sfx_manager/sfx0/sample_trigger_count_reg[8]
    SLICE_X80Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.435    10.209    sfx_manager/sfx1/sample_counter_reg[0]_0
    SLICE_X50Y129        LUT2 (Prop_lut2_I0_O)        0.146    10.355 r  sfx_manager/sfx1/fifo_i_3__3/O
                         net (fo=8, routed)           0.789    11.144    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.328    11.472 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.474    11.946    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X48Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.070 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.070    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.620 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.620    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.734 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.734    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.068 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.068    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_6
    SLICE_X48Y131        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.487    14.909    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X48Y131        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X48Y131        FDRE (Setup_fdre_C_D)        0.062    15.124    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 2.465ns (31.856%)  route 5.273ns (68.144%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.707     5.309    sfx_manager/clk_100mhz
    SLICE_X80Y141        FDRE                                         r  sfx_manager/sample_trigger_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.518     5.827 f  sfx_manager/sample_trigger_count_reg[4]/Q
                         net (fo=2, routed)           0.850     6.677    sfx_manager/sfx0/sample_counter_reg[0]_0[4]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124     6.801 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.282     7.083    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X78Y141        LUT4 (Prop_lut4_I3_O)        0.124     7.207 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.443     7.650    sfx_manager/sfx0/sample_trigger_count_reg[8]
    SLICE_X80Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.435    10.209    sfx_manager/sfx1/sample_counter_reg[0]_0
    SLICE_X50Y129        LUT2 (Prop_lut2_I0_O)        0.146    10.355 r  sfx_manager/sfx1/fifo_i_3__3/O
                         net (fo=8, routed)           0.789    11.144    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X44Y129        LUT2 (Prop_lut2_I0_O)        0.328    11.472 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.474    11.946    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X48Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.070 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.070    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.620 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.620    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.734 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.734    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X48Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.047 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    13.047    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_4
    SLICE_X48Y131        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.487    14.909    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X48Y131        FDRE                                         r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X48Y131        FDRE (Setup_fdre_C_D)        0.062    15.124    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 sfx_manager/sd_rd_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 2.121ns (26.890%)  route 5.767ns (73.110%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.701     5.303    sfx_manager/clk_100mhz
    SLICE_X74Y145        FDRE                                         r  sfx_manager/sd_rd_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y145        FDRE (Prop_fdre_C_Q)         0.518     5.821 r  sfx_manager/sd_rd_strobe_reg/Q
                         net (fo=23, routed)          1.996     7.818    sfx_manager/dm/sd_rd_strobe
    SLICE_X57Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.970 r  sfx_manager/dm/fifo_i_2__3/O
                         net (fo=8, routed)           2.771    10.740    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.326    11.066 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=30, routed)          1.000    12.066    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X79Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.190 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.190    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X79Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.740 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X79Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.854    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X79Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.968 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.968    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.191 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.191    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X79Y129        FDRE                                         r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.573    14.995    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X79Y129        FDRE                                         r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X79Y129        FDRE (Setup_fdre_C_D)        0.062    15.281    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 sfx_manager/sd_rd_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 2.118ns (26.862%)  route 5.767ns (73.138%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.701     5.303    sfx_manager/clk_100mhz
    SLICE_X74Y145        FDRE                                         r  sfx_manager/sd_rd_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y145        FDRE (Prop_fdre_C_Q)         0.518     5.821 r  sfx_manager/sd_rd_strobe_reg/Q
                         net (fo=23, routed)          1.996     7.818    sfx_manager/dm/sd_rd_strobe
    SLICE_X57Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.970 r  sfx_manager/dm/fifo_i_2__3/O
                         net (fo=8, routed)           2.771    10.740    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.326    11.066 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=30, routed)          1.000    12.066    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X79Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.190 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.190    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X79Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.740 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X79Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.854    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X79Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.188 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.188    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_6
    SLICE_X79Y128        FDRE                                         r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.572    14.994    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X79Y128        FDRE                                         r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X79Y128        FDRE (Setup_fdre_C_D)        0.062    15.280    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 sfx_manager/sd_rd_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 2.097ns (26.667%)  route 5.767ns (73.333%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.701     5.303    sfx_manager/clk_100mhz
    SLICE_X74Y145        FDRE                                         r  sfx_manager/sd_rd_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y145        FDRE (Prop_fdre_C_Q)         0.518     5.821 r  sfx_manager/sd_rd_strobe_reg/Q
                         net (fo=23, routed)          1.996     7.818    sfx_manager/dm/sd_rd_strobe
    SLICE_X57Y145        LUT2 (Prop_lut2_I0_O)        0.152     7.970 r  sfx_manager/dm/fifo_i_2__3/O
                         net (fo=8, routed)           2.771    10.740    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X82Y127        LUT2 (Prop_lut2_I0_O)        0.326    11.066 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=30, routed)          1.000    12.066    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X79Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.190 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.190    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X79Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.740 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.740    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X79Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.854 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.854    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X79Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.167 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    13.167    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_4
    SLICE_X79Y128        FDRE                                         r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.572    14.994    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X79Y128        FDRE                                         r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X79Y128        FDRE (Setup_fdre_C_D)        0.062    15.280    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 1.364ns (18.829%)  route 5.880ns (81.171%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.707     5.309    sfx_manager/clk_100mhz
    SLICE_X80Y141        FDRE                                         r  sfx_manager/sample_trigger_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.518     5.827 f  sfx_manager/sample_trigger_count_reg[4]/Q
                         net (fo=2, routed)           0.850     6.677    sfx_manager/sfx0/sample_counter_reg[0]_0[4]
    SLICE_X78Y141        LUT4 (Prop_lut4_I0_O)        0.124     6.801 f  sfx_manager/sfx0/fifo_i_6/O
                         net (fo=1, routed)           0.282     7.083    sfx_manager/sfx0/fifo_i_6_n_0
    SLICE_X78Y141        LUT4 (Prop_lut4_I3_O)        0.124     7.207 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=2, routed)           0.443     7.650    sfx_manager/sfx0/sample_trigger_count_reg[8]
    SLICE_X80Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  sfx_manager/sfx0/fifo_i_4/O
                         net (fo=12, routed)          2.435    10.209    sfx_manager/sfx1/sample_counter_reg[0]_0
    SLICE_X50Y129        LUT2 (Prop_lut2_I0_O)        0.146    10.355 r  sfx_manager/sfx1/fifo_i_3__3/O
                         net (fo=8, routed)           0.507    10.862    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X44Y129        LUT4 (Prop_lut4_I1_O)        0.328    11.190 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           1.364    12.554    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y26         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.540    14.962    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.188    15.150    
                         clock uncertainty           -0.035    15.115    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.672    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 sfx_manager/sd_rd_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 1.024ns (14.270%)  route 6.152ns (85.730%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.701     5.303    sfx_manager/clk_100mhz
    SLICE_X74Y145        FDRE                                         r  sfx_manager/sd_rd_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y145        FDRE (Prop_fdre_C_Q)         0.518     5.821 r  sfx_manager/sd_rd_strobe_reg/Q
                         net (fo=23, routed)          2.521     8.342    sfx_manager/dm/sd_rd_strobe
    SLICE_X57Y146        LUT2 (Prop_lut2_I0_O)        0.152     8.494 r  sfx_manager/dm/fifo_i_2__0/O
                         net (fo=8, routed)           2.673    11.167    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X82Y123        LUT3 (Prop_lut3_I2_O)        0.354    11.521 r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_47_LOPT_REMAP/O
                         net (fo=1, routed)           0.958    12.479    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_42
    RAMB36_X3Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.619    15.041    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.301    
                         clock uncertainty           -0.035    15.265    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    14.614    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 sfx_manager/sd_rd_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.022ns (14.546%)  route 6.004ns (85.454%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.701     5.303    sfx_manager/clk_100mhz
    SLICE_X74Y145        FDRE                                         r  sfx_manager/sd_rd_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y145        FDRE (Prop_fdre_C_Q)         0.518     5.821 r  sfx_manager/sd_rd_strobe_reg/Q
                         net (fo=23, routed)          2.688     8.510    sfx_manager/dm/sd_rd_strobe
    SLICE_X55Y146        LUT2 (Prop_lut2_I0_O)        0.152     8.662 r  sfx_manager/dm/fifo_i_2/O
                         net (fo=8, routed)           1.942    10.604    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X45Y132        LUT3 (Prop_lut3_I2_O)        0.352    10.956 r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_43_LOPT_REMAP/O
                         net (fo=1, routed)           1.373    12.329    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_40
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.538    14.960    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.148    
                         clock uncertainty           -0.035    15.113    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.468    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  2.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/sample_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/sample_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y149        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/sample_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.739    sfx_manager/sfx2/sample_counter_reg[29]_0[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.936 r  sfx_manager/sfx2/sample_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    sfx_manager/sfx2/sample_counter_reg[12]_i_1__1_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  sfx_manager/sfx2/sample_counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.990    sfx_manager/sfx2/sample_counter_reg[16]_i_1__1_n_7
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[16]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/sample_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/sample_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/sample_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y149        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/sample_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.739    sfx_manager/sfx2/sample_counter_reg[29]_0[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.936 r  sfx_manager/sfx2/sample_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    sfx_manager/sfx2/sample_counter_reg[12]_i_1__1_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.001 r  sfx_manager/sfx2/sample_counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.001    sfx_manager/sfx2/sample_counter_reg[16]_i_1__1_n_5
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[18]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/sample_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/data_request_offset_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X48Y148        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/data_request_offset_reg[14]/Q
                         net (fo=4, routed)           0.134     1.755    sfx_manager/sfx2/data_request_offset[2]_8[14]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  sfx_manager/sfx2/data_request_offset_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.915    sfx_manager/sfx2/data_request_offset_reg[12]_i_1__1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  sfx_manager/sfx2/data_request_offset_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.955    sfx_manager/sfx2/data_request_offset_reg[16]_i_1__1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.009 r  sfx_manager/sfx2/data_request_offset_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.009    sfx_manager/sfx2/data_request_offset_reg[20]_i_1__1_n_7
    SLICE_X48Y150        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X48Y150        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[20]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/data_request_offset_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/data_request_offset_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X48Y148        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/data_request_offset_reg[14]/Q
                         net (fo=4, routed)           0.134     1.755    sfx_manager/sfx2/data_request_offset[2]_8[14]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  sfx_manager/sfx2/data_request_offset_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.915    sfx_manager/sfx2/data_request_offset_reg[12]_i_1__1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  sfx_manager/sfx2/data_request_offset_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.955    sfx_manager/sfx2/data_request_offset_reg[16]_i_1__1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.020 r  sfx_manager/sfx2/data_request_offset_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.020    sfx_manager/sfx2/data_request_offset_reg[20]_i_1__1_n_5
    SLICE_X48Y150        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X48Y150        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[22]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/data_request_offset_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/sample_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/sample_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y149        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/sample_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.739    sfx_manager/sfx2/sample_counter_reg[29]_0[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.936 r  sfx_manager/sfx2/sample_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    sfx_manager/sfx2/sample_counter_reg[12]_i_1__1_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.026 r  sfx_manager/sfx2/sample_counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.026    sfx_manager/sfx2/sample_counter_reg[16]_i_1__1_n_6
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[17]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/sample_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/sample_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/sample_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y149        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/sample_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.739    sfx_manager/sfx2/sample_counter_reg[29]_0[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.936 r  sfx_manager/sfx2/sample_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    sfx_manager/sfx2/sample_counter_reg[12]_i_1__1_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.026 r  sfx_manager/sfx2/sample_counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.026    sfx_manager/sfx2/sample_counter_reg[16]_i_1__1_n_4
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y150        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[19]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/sample_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/sample_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/sample_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.497%)  route 0.118ns (21.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y149        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/sample_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.739    sfx_manager/sfx2/sample_counter_reg[29]_0[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.936 r  sfx_manager/sfx2/sample_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    sfx_manager/sfx2/sample_counter_reg[12]_i_1__1_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  sfx_manager/sfx2/sample_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.975    sfx_manager/sfx2/sample_counter_reg[16]_i_1__1_n_0
    SLICE_X47Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  sfx_manager/sfx2/sample_counter_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.029    sfx_manager/sfx2/sample_counter_reg[20]_i_1__1_n_7
    SLICE_X47Y151        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y151        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[20]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y151        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/sample_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.406%)  route 0.189ns (53.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.585     1.504    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y132        FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.189     1.858    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]
    RAMB36_X2Y26         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.896     2.061    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y26         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.582    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.765    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sfx_manager/sfx2/sample_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx2/sample_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.920%)  route 0.118ns (21.080%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y149        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/sfx2/sample_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.739    sfx_manager/sfx2/sample_counter_reg[29]_0[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.936 r  sfx_manager/sfx2/sample_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    sfx_manager/sfx2/sample_counter_reg[12]_i_1__1_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  sfx_manager/sfx2/sample_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.975    sfx_manager/sfx2/sample_counter_reg[16]_i_1__1_n_0
    SLICE_X47Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.040 r  sfx_manager/sfx2/sample_counter_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.040    sfx_manager/sfx2/sample_counter_reg[20]_i_1__1_n_5
    SLICE_X47Y151        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.918     2.083    sfx_manager/sfx2/clk_100mhz
    SLICE_X47Y151        FDRE                                         r  sfx_manager/sfx2/sample_counter_reg[22]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y151        FDRE (Hold_fdre_C_D)         0.105     1.938    sfx_manager/sfx2/sample_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.558%)  route 0.181ns (52.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.505    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X80Y128        FDRE                                         r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        FDRE (Prop_fdre_C_Q)         0.164     1.669 r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/Q
                         net (fo=5, routed)           0.181     1.850    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[11]
    RAMB36_X3Y25         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     2.063    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y25         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.562    
    RAMB36_X3Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.745    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25   sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25   sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25   sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25   sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y25   sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y25   sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y24   sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y24   sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y140  sfx_manager/sample_trigger_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y140  sfx_manager/sample_trigger_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y140  sfx_manager/sample_trigger_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y143  sfx_manager/fs/start_offset_reg[5][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y143  sfx_manager/fs/start_offset_reg[5][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y144  sfx_manager/fs/start_offset_reg[5][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y144  sfx_manager/fs/start_offset_reg[5][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y144  sfx_manager/fs/start_offset_reg[5][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y144  sfx_manager/fs/start_offset_reg[5][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y145  sfx_manager/fs/start_offset_reg[5][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y145  sfx_manager/fs/start_offset_reg[5][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y145  sfx_manager/fs/start_offset_reg[5][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y145  sfx_manager/fs/start_offset_reg[5][19]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 sfx_manager/sfx5/playing_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.384ns  (logic 1.138ns (21.137%)  route 4.246ns (78.863%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 35.303 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.701    35.303    sfx_manager/sfx5/clk_100mhz
    SLICE_X78Y112        FDRE                                         r  sfx_manager/sfx5/playing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.518    35.821 r  sfx_manager/sfx5/playing_reg/Q
                         net (fo=12, routed)          2.350    38.171    sfx_manager/sfx5/playing
    SLICE_X63Y141        LUT6 (Prop_lut6_I4_O)        0.124    38.295 f  sfx_manager/sfx5/data_access_granted[5]_i_3/O
                         net (fo=2, routed)           0.445    38.740    sfx_manager/dm/data_access_granted_reg[5]_7
    SLICE_X63Y141        LUT4 (Prop_lut4_I0_O)        0.124    38.864 r  sfx_manager/dm/state[0]_i_6/O
                         net (fo=1, routed)           0.439    39.302    sfx_manager/dm/state[0]_i_6_n_0
    SLICE_X67Y142        LUT6 (Prop_lut6_I1_O)        0.124    39.426 f  sfx_manager/dm/state[0]_i_4/O
                         net (fo=1, routed)           0.729    40.156    sfx_manager/sd/state_reg[0]_0
    SLICE_X74Y146        LUT6 (Prop_lut6_I3_O)        0.124    40.280 r  sfx_manager/sd/state[0]_i_2__0/O
                         net (fo=1, routed)           0.283    40.563    sfx_manager/sd/state[0]_i_2__0_n_0
    SLICE_X77Y146        LUT6 (Prop_lut6_I0_O)        0.124    40.687 r  sfx_manager/sd/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    40.687    sfx_manager/sd/state[0]_i_1__0_n_0
    SLICE_X77Y146        FDRE                                         r  sfx_manager/sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.584    41.587    sfx_manager/sd/clk_25mhz
    SLICE_X77Y146        FDRE                                         r  sfx_manager/sd/state_reg[0]/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.193    41.393    
    SLICE_X77Y146        FDRE (Setup_fdre_C_D)        0.031    41.424    sfx_manager/sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.424    
                         arrival time                         -40.687    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.385ns  (logic 2.206ns (40.967%)  route 3.179ns (59.033%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.618    35.220    sfx_manager/sfx2/clk_100mhz
    SLICE_X48Y145        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.456    35.676 r  sfx_manager/sfx2/data_request_offset_reg[0]/Q
                         net (fo=7, routed)           0.871    36.547    sfx_manager/fs/data_request_offset[2]_8[0]
    SLICE_X54Y145        LUT2 (Prop_lut2_I1_O)        0.124    36.671 r  sfx_manager/fs/cmd_out[10]_i_10/O
                         net (fo=1, routed)           0.000    36.671    sfx_manager/fs/cmd_out[10]_i_10_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.184 r  sfx_manager/fs/cmd_out_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.184    sfx_manager/fs/cmd_out_reg[10]_i_3_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.301 r  sfx_manager/fs/cmd_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.301    sfx_manager/fs/cmd_out_reg[12]_i_3_n_0
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.418 r  sfx_manager/fs/cmd_out_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.418    sfx_manager/fs/cmd_out_reg[18]_i_3_n_0
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.535 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.535    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.754 r  sfx_manager/fs/cmd_out_reg[29]_i_7/O[0]
                         net (fo=1, routed)           0.972    38.726    sfx_manager/dm/data2[16]
    SLICE_X57Y146        LUT4 (Prop_lut4_I0_O)        0.295    39.021 r  sfx_manager/dm/cmd_out[24]_i_3/O
                         net (fo=1, routed)           0.666    39.687    sfx_manager/dm/cmd_out[24]_i_3_n_0
    SLICE_X56Y146        LUT6 (Prop_lut6_I4_O)        0.124    39.811 f  sfx_manager/dm/cmd_out[24]_i_2/O
                         net (fo=1, routed)           0.670    40.481    sfx_manager/sd/cmd_out_reg[24]_0
    SLICE_X56Y146        LUT6 (Prop_lut6_I0_O)        0.124    40.605 r  sfx_manager/sd/cmd_out[24]_i_1/O
                         net (fo=1, routed)           0.000    40.605    sfx_manager/sd/cmd_out[24]
    SLICE_X56Y146        FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.492    41.495    sfx_manager/sd/clk_25mhz
    SLICE_X56Y146        FDRE                                         r  sfx_manager/sd/cmd_out_reg[24]/C
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.193    41.301    
    SLICE_X56Y146        FDRE (Setup_fdre_C_D)        0.081    41.382    sfx_manager/sd/cmd_out_reg[24]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                         -40.605    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.327ns  (logic 2.418ns (45.395%)  route 2.909ns (54.605%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.218ns = ( 35.218 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.616    35.218    sfx_manager/fs/clk_100mhz
    SLICE_X63Y143        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y143        FDRE (Prop_fdre_C_Q)         0.456    35.674 r  sfx_manager/fs/start_offset_reg[1][7]/Q
                         net (fo=2, routed)           1.242    36.917    sfx_manager/fs/song_start_offset[1]__0[7]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.124    37.041 r  sfx_manager/fs/cmd_out[14]_i_6/O
                         net (fo=1, routed)           0.000    37.041    sfx_manager/fs/cmd_out[14]_i_6_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.442 r  sfx_manager/fs/cmd_out_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.442    sfx_manager/fs/cmd_out_reg[14]_i_3_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.556 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.556    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.670 r  sfx_manager/fs/cmd_out_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.670    sfx_manager/fs/cmd_out_reg[22]_i_4_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.784 r  sfx_manager/fs/cmd_out_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.784    sfx_manager/fs/cmd_out_reg[26]_i_3_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.898 r  sfx_manager/fs/cmd_out_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.898    sfx_manager/fs/cmd_out_reg[29]_i_4_n_0
    SLICE_X49Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.012 r  sfx_manager/fs/cmd_out_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.012    sfx_manager/fs/cmd_out_reg[32]_i_3_n_0
    SLICE_X49Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.325 r  sfx_manager/fs/cmd_out_reg[38]_i_4/O[3]
                         net (fo=1, routed)           0.597    38.922    sfx_manager/dm/data1[31]
    SLICE_X55Y150        LUT4 (Prop_lut4_I2_O)        0.306    39.228 r  sfx_manager/dm/cmd_out[39]_i_6/O
                         net (fo=1, routed)           0.617    39.845    sfx_manager/dm/cmd_out[39]_i_6_n_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I4_O)        0.124    39.969 f  sfx_manager/dm/cmd_out[39]_i_2/O
                         net (fo=1, routed)           0.452    40.421    sfx_manager/sd/cmd_out_reg[39]_0
    SLICE_X60Y149        LUT6 (Prop_lut6_I0_O)        0.124    40.545 r  sfx_manager/sd/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000    40.545    sfx_manager/sd/cmd_out[39]
    SLICE_X60Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.497    41.500    sfx_manager/sd/clk_25mhz
    SLICE_X60Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[39]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.193    41.306    
    SLICE_X60Y149        FDRE (Setup_fdre_C_D)        0.077    41.383    sfx_manager/sd/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                         -40.545    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.145ns  (logic 2.320ns (45.092%)  route 2.825ns (54.908%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617    35.219    sfx_manager/fs/clk_100mhz
    SLICE_X64Y144        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  sfx_manager/fs/start_offset_reg[0][3]/Q
                         net (fo=2, routed)           0.930    36.605    sfx_manager/fs/song_start_offset[0]__0[3]
    SLICE_X65Y144        LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/fs/cmd_out[9]_i_6/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[9]_i_6_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.130 r  sfx_manager/fs/cmd_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.130    sfx_manager/fs/cmd_out_reg[9]_i_3_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  sfx_manager/fs/cmd_out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.244    sfx_manager/fs/cmd_out_reg[15]_i_4_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  sfx_manager/fs/cmd_out_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.358    sfx_manager/fs/cmd_out_reg[17]_i_4_n_0
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.472 r  sfx_manager/fs/cmd_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.472    sfx_manager/fs/cmd_out_reg[23]_i_4_n_0
    SLICE_X65Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.586 r  sfx_manager/fs/cmd_out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.586    sfx_manager/fs/cmd_out_reg[31]_i_11_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.700 r  sfx_manager/fs/cmd_out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.701    sfx_manager/fs/cmd_out_reg[31]_i_4_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.923 r  sfx_manager/fs/cmd_out_reg[34]_i_3/O[0]
                         net (fo=1, routed)           0.719    38.642    sfx_manager/dm/data0[24]
    SLICE_X64Y149        LUT4 (Prop_lut4_I0_O)        0.299    38.941 r  sfx_manager/dm/cmd_out[32]_i_5/O
                         net (fo=1, routed)           0.743    39.683    sfx_manager/dm/cmd_out[32]_i_5_n_0
    SLICE_X59Y148        LUT6 (Prop_lut6_I5_O)        0.124    39.807 f  sfx_manager/dm/cmd_out[32]_i_2/O
                         net (fo=1, routed)           0.433    40.240    sfx_manager/sd/cmd_out_reg[32]_0
    SLICE_X59Y148        LUT6 (Prop_lut6_I0_O)        0.124    40.364 r  sfx_manager/sd/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000    40.364    sfx_manager/sd/cmd_out[32]
    SLICE_X59Y148        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.497    41.500    sfx_manager/sd/clk_25mhz
    SLICE_X59Y148        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.193    41.306    
    SLICE_X59Y148        FDRE (Setup_fdre_C_D)        0.029    41.335    sfx_manager/sd/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         41.335    
                         arrival time                         -40.364    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.294ns  (logic 2.434ns (45.974%)  route 2.860ns (54.026%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 41.669 - 40.000 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617    35.219    sfx_manager/fs/clk_100mhz
    SLICE_X64Y144        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  sfx_manager/fs/start_offset_reg[0][3]/Q
                         net (fo=2, routed)           0.930    36.605    sfx_manager/fs/song_start_offset[0]__0[3]
    SLICE_X65Y144        LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/fs/cmd_out[9]_i_6/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[9]_i_6_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.130 r  sfx_manager/fs/cmd_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.130    sfx_manager/fs/cmd_out_reg[9]_i_3_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  sfx_manager/fs/cmd_out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.244    sfx_manager/fs/cmd_out_reg[15]_i_4_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  sfx_manager/fs/cmd_out_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.358    sfx_manager/fs/cmd_out_reg[17]_i_4_n_0
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.472 r  sfx_manager/fs/cmd_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.472    sfx_manager/fs/cmd_out_reg[23]_i_4_n_0
    SLICE_X65Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.586 r  sfx_manager/fs/cmd_out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.586    sfx_manager/fs/cmd_out_reg[31]_i_11_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.700 r  sfx_manager/fs/cmd_out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.701    sfx_manager/fs/cmd_out_reg[31]_i_4_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.815 r  sfx_manager/fs/cmd_out_reg[34]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.815    sfx_manager/fs/cmd_out_reg[34]_i_3_n_0
    SLICE_X65Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.037 r  sfx_manager/fs/cmd_out_reg[39]_i_5/O[0]
                         net (fo=1, routed)           0.648    38.685    sfx_manager/dm/data0[28]
    SLICE_X64Y149        LUT4 (Prop_lut4_I0_O)        0.299    38.984 r  sfx_manager/dm/cmd_out[36]_i_5/O
                         net (fo=1, routed)           0.736    39.720    sfx_manager/dm/cmd_out[36]_i_5_n_0
    SLICE_X53Y149        LUT6 (Prop_lut6_I5_O)        0.124    39.844 f  sfx_manager/dm/cmd_out[36]_i_2/O
                         net (fo=1, routed)           0.546    40.390    sfx_manager/sd/cmd_out_reg[36]_0
    SLICE_X53Y150        LUT6 (Prop_lut6_I0_O)        0.124    40.514 r  sfx_manager/sd/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000    40.514    sfx_manager/sd/cmd_out[36]
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.666    41.669    sfx_manager/sd/clk_25mhz
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[36]/C
                         clock pessimism              0.000    41.669    
                         clock uncertainty           -0.193    41.476    
    SLICE_X53Y150        FDRE (Setup_fdre_C_D)        0.029    41.505    sfx_manager/sd/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                         -40.514    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.189ns  (logic 2.418ns (46.596%)  route 2.771ns (53.404%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 41.669 - 40.000 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617    35.219    sfx_manager/fs/clk_100mhz
    SLICE_X64Y144        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  sfx_manager/fs/start_offset_reg[0][3]/Q
                         net (fo=2, routed)           0.930    36.605    sfx_manager/fs/song_start_offset[0]__0[3]
    SLICE_X65Y144        LUT2 (Prop_lut2_I0_O)        0.124    36.729 r  sfx_manager/fs/cmd_out[9]_i_6/O
                         net (fo=1, routed)           0.000    36.729    sfx_manager/fs/cmd_out[9]_i_6_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.130 r  sfx_manager/fs/cmd_out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.130    sfx_manager/fs/cmd_out_reg[9]_i_3_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  sfx_manager/fs/cmd_out_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.244    sfx_manager/fs/cmd_out_reg[15]_i_4_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  sfx_manager/fs/cmd_out_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.358    sfx_manager/fs/cmd_out_reg[17]_i_4_n_0
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.472 r  sfx_manager/fs/cmd_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.472    sfx_manager/fs/cmd_out_reg[23]_i_4_n_0
    SLICE_X65Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.586 r  sfx_manager/fs/cmd_out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.586    sfx_manager/fs/cmd_out_reg[31]_i_11_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.700 r  sfx_manager/fs/cmd_out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.001    37.701    sfx_manager/fs/cmd_out_reg[31]_i_4_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.014 r  sfx_manager/fs/cmd_out_reg[34]_i_3/O[3]
                         net (fo=1, routed)           0.862    38.876    sfx_manager/dm/data0[27]
    SLICE_X55Y149        LUT4 (Prop_lut4_I2_O)        0.306    39.182 r  sfx_manager/dm/cmd_out[35]_i_5/O
                         net (fo=1, routed)           0.433    39.615    sfx_manager/dm/cmd_out[35]_i_5_n_0
    SLICE_X55Y149        LUT6 (Prop_lut6_I4_O)        0.124    39.739 f  sfx_manager/dm/cmd_out[35]_i_2/O
                         net (fo=1, routed)           0.546    40.285    sfx_manager/sd/cmd_out_reg[35]_0
    SLICE_X55Y150        LUT6 (Prop_lut6_I0_O)        0.124    40.409 r  sfx_manager/sd/cmd_out[35]_i_1/O
                         net (fo=1, routed)           0.000    40.409    sfx_manager/sd/cmd_out[35]
    SLICE_X55Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.666    41.669    sfx_manager/sd/clk_25mhz
    SLICE_X55Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[35]/C
                         clock pessimism              0.000    41.669    
                         clock uncertainty           -0.193    41.476    
    SLICE_X55Y150        FDRE (Setup_fdre_C_D)        0.029    41.505    sfx_manager/sd/cmd_out_reg[35]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                         -40.409    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.240ns  (logic 2.216ns (42.289%)  route 3.024ns (57.711%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    5.218ns = ( 35.218 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.616    35.218    sfx_manager/fs/clk_100mhz
    SLICE_X63Y143        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y143        FDRE (Prop_fdre_C_Q)         0.456    35.674 r  sfx_manager/fs/start_offset_reg[1][7]/Q
                         net (fo=2, routed)           1.242    36.917    sfx_manager/fs/song_start_offset[1]__0[7]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.124    37.041 r  sfx_manager/fs/cmd_out[14]_i_6/O
                         net (fo=1, routed)           0.000    37.041    sfx_manager/fs/cmd_out[14]_i_6_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.442 r  sfx_manager/fs/cmd_out_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.442    sfx_manager/fs/cmd_out_reg[14]_i_3_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.556 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.556    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.670 r  sfx_manager/fs/cmd_out_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.670    sfx_manager/fs/cmd_out_reg[22]_i_4_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.784 r  sfx_manager/fs/cmd_out_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.784    sfx_manager/fs/cmd_out_reg[26]_i_3_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.898 r  sfx_manager/fs/cmd_out_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.898    sfx_manager/fs/cmd_out_reg[29]_i_4_n_0
    SLICE_X49Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.012 r  sfx_manager/fs/cmd_out_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.012    sfx_manager/fs/cmd_out_reg[32]_i_3_n_0
    SLICE_X49Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.251 r  sfx_manager/fs/cmd_out_reg[38]_i_4/O[2]
                         net (fo=1, routed)           1.148    39.398    sfx_manager/dm/data1[30]
    SLICE_X58Y149        LUT6 (Prop_lut6_I3_O)        0.302    39.700 f  sfx_manager/dm/cmd_out[38]_i_2/O
                         net (fo=1, routed)           0.634    40.334    sfx_manager/sd/cmd_out_reg[38]_0
    SLICE_X58Y150        LUT6 (Prop_lut6_I0_O)        0.124    40.458 r  sfx_manager/sd/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000    40.458    sfx_manager/sd/cmd_out[38]
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.671    41.674    sfx_manager/sd/clk_25mhz
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[38]/C
                         clock pessimism              0.000    41.674    
                         clock uncertainty           -0.193    41.481    
    SLICE_X58Y150        FDRE (Setup_fdre_C_D)        0.079    41.560    sfx_manager/sd/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                         -40.458    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 sfx_manager/sfx2/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.014ns  (logic 2.466ns (49.177%)  route 2.548ns (50.823%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.618    35.220    sfx_manager/sfx2/clk_100mhz
    SLICE_X48Y145        FDRE                                         r  sfx_manager/sfx2/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.456    35.676 r  sfx_manager/sfx2/data_request_offset_reg[0]/Q
                         net (fo=7, routed)           0.871    36.547    sfx_manager/fs/data_request_offset[2]_8[0]
    SLICE_X54Y145        LUT2 (Prop_lut2_I1_O)        0.124    36.671 r  sfx_manager/fs/cmd_out[10]_i_10/O
                         net (fo=1, routed)           0.000    36.671    sfx_manager/fs/cmd_out[10]_i_10_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.184 r  sfx_manager/fs/cmd_out_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.184    sfx_manager/fs/cmd_out_reg[10]_i_3_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.301 r  sfx_manager/fs/cmd_out_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.301    sfx_manager/fs/cmd_out_reg[12]_i_3_n_0
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.418 r  sfx_manager/fs/cmd_out_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.418    sfx_manager/fs/cmd_out_reg[18]_i_3_n_0
    SLICE_X54Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.535 r  sfx_manager/fs/cmd_out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.535    sfx_manager/fs/cmd_out_reg[23]_i_15_n_0
    SLICE_X54Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.652 r  sfx_manager/fs/cmd_out_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.001    37.653    sfx_manager/fs/cmd_out_reg[29]_i_7_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.770 r  sfx_manager/fs/cmd_out_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.770    sfx_manager/fs/cmd_out_reg[29]_i_3_n_0
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.009 r  sfx_manager/fs/cmd_out_reg[35]_i_3/O[2]
                         net (fo=1, routed)           0.703    38.712    sfx_manager/dm/data2[26]
    SLICE_X60Y149        LUT4 (Prop_lut4_I2_O)        0.301    39.013 r  sfx_manager/dm/cmd_out[34]_i_4/O
                         net (fo=1, routed)           0.567    39.580    sfx_manager/dm/cmd_out[34]_i_4_n_0
    SLICE_X59Y149        LUT6 (Prop_lut6_I4_O)        0.124    39.704 f  sfx_manager/dm/cmd_out[34]_i_2/O
                         net (fo=1, routed)           0.407    40.111    sfx_manager/sd/cmd_out_reg[34]_0
    SLICE_X59Y149        LUT6 (Prop_lut6_I0_O)        0.124    40.235 r  sfx_manager/sd/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    40.235    sfx_manager/sd/cmd_out[34]
    SLICE_X59Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.497    41.500    sfx_manager/sd/clk_25mhz
    SLICE_X59Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[34]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.193    41.306    
    SLICE_X59Y149        FDRE (Setup_fdre_C_D)        0.031    41.337    sfx_manager/sd/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         41.337    
                         arrival time                         -40.235    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.214ns  (logic 2.112ns (40.505%)  route 3.102ns (59.495%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 41.674 - 40.000 ) 
    Source Clock Delay      (SCD):    5.218ns = ( 35.218 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.616    35.218    sfx_manager/fs/clk_100mhz
    SLICE_X63Y143        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y143        FDRE (Prop_fdre_C_Q)         0.456    35.674 r  sfx_manager/fs/start_offset_reg[1][7]/Q
                         net (fo=2, routed)           1.242    36.917    sfx_manager/fs/song_start_offset[1]__0[7]
    SLICE_X49Y143        LUT2 (Prop_lut2_I0_O)        0.124    37.041 r  sfx_manager/fs/cmd_out[14]_i_6/O
                         net (fo=1, routed)           0.000    37.041    sfx_manager/fs/cmd_out[14]_i_6_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.442 r  sfx_manager/fs/cmd_out_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.442    sfx_manager/fs/cmd_out_reg[14]_i_3_n_0
    SLICE_X49Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.556 r  sfx_manager/fs/cmd_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.556    sfx_manager/fs/cmd_out_reg[19]_i_4_n_0
    SLICE_X49Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.670 r  sfx_manager/fs/cmd_out_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.670    sfx_manager/fs/cmd_out_reg[22]_i_4_n_0
    SLICE_X49Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.784 r  sfx_manager/fs/cmd_out_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.784    sfx_manager/fs/cmd_out_reg[26]_i_3_n_0
    SLICE_X49Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.023 r  sfx_manager/fs/cmd_out_reg[29]_i_4/O[2]
                         net (fo=1, routed)           0.584    38.607    sfx_manager/dm/data1[22]
    SLICE_X53Y147        LUT4 (Prop_lut4_I0_O)        0.302    38.909 r  sfx_manager/dm/cmd_out[30]_i_3/O
                         net (fo=1, routed)           0.669    39.577    sfx_manager/dm/cmd_out[30]_i_3_n_0
    SLICE_X58Y149        LUT6 (Prop_lut6_I4_O)        0.124    39.701 f  sfx_manager/dm/cmd_out[30]_i_2/O
                         net (fo=1, routed)           0.607    40.309    sfx_manager/sd/cmd_out_reg[30]_0
    SLICE_X58Y150        LUT6 (Prop_lut6_I0_O)        0.124    40.433 r  sfx_manager/sd/cmd_out[30]_i_1/O
                         net (fo=1, routed)           0.000    40.433    sfx_manager/sd/cmd_out[30]
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.671    41.674    sfx_manager/sd/clk_25mhz
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[30]/C
                         clock pessimism              0.000    41.674    
                         clock uncertainty           -0.193    41.481    
    SLICE_X58Y150        FDRE (Setup_fdre_C_D)        0.077    41.558    sfx_manager/sd/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         41.558    
                         arrival time                         -40.433    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 sfx_manager/fs/start_offset_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.034ns  (logic 2.225ns (44.196%)  route 2.809ns (55.804%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617    35.219    sfx_manager/fs/clk_100mhz
    SLICE_X65Y143        FDRE                                         r  sfx_manager/fs/start_offset_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  sfx_manager/fs/start_offset_reg[4][8]/Q
                         net (fo=2, routed)           0.908    36.583    sfx_manager/fs/song_start_offset[4]__0[8]
    SLICE_X64Y143        LUT2 (Prop_lut2_I0_O)        0.124    36.707 r  sfx_manager/fs/cmd_out[17]_i_10/O
                         net (fo=1, routed)           0.000    36.707    sfx_manager/fs/cmd_out[17]_i_10_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.239 r  sfx_manager/fs/cmd_out_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.239    sfx_manager/fs/cmd_out_reg[17]_i_3_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.353 r  sfx_manager/fs/cmd_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.353    sfx_manager/fs/cmd_out_reg[23]_i_3_n_0
    SLICE_X64Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.467 r  sfx_manager/fs/cmd_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.467    sfx_manager/fs/cmd_out_reg[27]_i_3_n_0
    SLICE_X64Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.801 r  sfx_manager/fs/cmd_out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.737    38.538    sfx_manager/dm/data4[21]
    SLICE_X64Y149        LUT4 (Prop_lut4_I0_O)        0.303    38.841 r  sfx_manager/dm/cmd_out[29]_i_5/O
                         net (fo=1, routed)           0.713    39.554    sfx_manager/dm/cmd_out[29]_i_5_n_0
    SLICE_X56Y149        LUT6 (Prop_lut6_I4_O)        0.124    39.678 f  sfx_manager/dm/cmd_out[29]_i_2/O
                         net (fo=1, routed)           0.452    40.130    sfx_manager/sd/cmd_out_reg[29]_0
    SLICE_X56Y149        LUT6 (Prop_lut6_I0_O)        0.124    40.254 r  sfx_manager/sd/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000    40.254    sfx_manager/sd/cmd_out[29]
    SLICE_X56Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.493    41.496    sfx_manager/sd/clk_25mhz
    SLICE_X56Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[29]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.193    41.302    
    SLICE_X56Y149        FDRE (Setup_fdre_C_D)        0.077    41.379    sfx_manager/sd/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         41.379    
                         arrival time                         -40.254    
  -------------------------------------------------------------------
                         slack                                  1.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.835%)  route 0.495ns (68.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/dm/clk_100mhz
    SLICE_X67Y142        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/dm/data_access_granted_reg[0]/Q
                         net (fo=38, routed)          0.350     1.971    sfx_manager/dm/p_0_in
    SLICE_X63Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.016 f  sfx_manager/dm/cmd_out[9]_i_2/O
                         net (fo=1, routed)           0.145     2.161    sfx_manager/sd/cmd_out_reg[9]_0
    SLICE_X62Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.206 r  sfx_manager/sd/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.206    sfx_manager/sd/cmd_out[9]
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.834     0.836    sfx_manager/sd/clk_25mhz
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.030    
    SLICE_X62Y143        FDRE (Hold_fdre_C_D)         0.121     1.151    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.231ns (30.193%)  route 0.534ns (69.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/dm/clk_100mhz
    SLICE_X67Y142        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/dm/data_access_granted_reg[1]/Q
                         net (fo=38, routed)          0.354     1.975    sfx_manager/dm/p_0_in0_in
    SLICE_X62Y145        LUT5 (Prop_lut5_I1_O)        0.045     2.020 r  sfx_manager/dm/cmd_out[39]_i_3/O
                         net (fo=33, routed)          0.180     2.201    sfx_manager/sd/cmd_out_reg[8]_1
    SLICE_X62Y143        LUT6 (Prop_lut6_I1_O)        0.045     2.246 r  sfx_manager/sd/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     2.246    sfx_manager/sd/cmd_out[10]
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.834     0.836    sfx_manager/sd/clk_25mhz
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.030    
    SLICE_X62Y143        FDRE (Hold_fdre_C_D)         0.121     1.151    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[5][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.406ns (51.999%)  route 0.375ns (48.001%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/fs/clk_100mhz
    SLICE_X59Y147        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y147        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/fs/start_offset_reg[5][24]/Q
                         net (fo=2, routed)           0.099     1.721    sfx_manager/fs/song_start_offset[5]__0[24]
    SLICE_X58Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.766 r  sfx_manager/fs/cmd_out[33]_i_8/O
                         net (fo=1, routed)           0.000     1.766    sfx_manager/fs/cmd_out[33]_i_8_n_0
    SLICE_X58Y147        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.836 r  sfx_manager/fs/cmd_out_reg[33]_i_3/O[0]
                         net (fo=1, routed)           0.141     1.976    sfx_manager/dm/data5[24]
    SLICE_X59Y148        LUT6 (Prop_lut6_I1_O)        0.105     2.081 f  sfx_manager/dm/cmd_out[32]_i_2/O
                         net (fo=1, routed)           0.135     2.216    sfx_manager/sd/cmd_out_reg[32]_0
    SLICE_X59Y148        LUT6 (Prop_lut6_I0_O)        0.045     2.261 r  sfx_manager/sd/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     2.261    sfx_manager/sd/cmd_out[32]
    SLICE_X59Y148        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.833     0.835    sfx_manager/sd/clk_25mhz
    SLICE_X59Y148        FDRE                                         r  sfx_manager/sd/cmd_out_reg[32]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.193     1.029    
    SLICE_X59Y148        FDRE (Hold_fdre_C_D)         0.091     1.120    sfx_manager/sd/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.403ns (47.816%)  route 0.440ns (52.184%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.558     1.477    sfx_manager/fs/clk_100mhz
    SLICE_X53Y143        FDRE                                         r  sfx_manager/fs/start_offset_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sfx_manager/fs/start_offset_reg[3][13]/Q
                         net (fo=2, routed)           0.110     1.728    sfx_manager/fs/song_start_offset[3]__0[13]
    SLICE_X52Y143        LUT2 (Prop_lut2_I0_O)        0.045     1.773 r  sfx_manager/fs/cmd_out[22]_i_9/O
                         net (fo=1, routed)           0.000     1.773    sfx_manager/fs/cmd_out[22]_i_9_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.838 r  sfx_manager/fs/cmd_out_reg[22]_i_3/O[1]
                         net (fo=1, routed)           0.274     2.112    sfx_manager/dm/data3[13]
    SLICE_X56Y145        LUT6 (Prop_lut6_I1_O)        0.107     2.219 f  sfx_manager/dm/cmd_out[21]_i_2/O
                         net (fo=1, routed)           0.056     2.275    sfx_manager/sd/cmd_out_reg[21]_0
    SLICE_X56Y145        LUT6 (Prop_lut6_I0_O)        0.045     2.320 r  sfx_manager/sd/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     2.320    sfx_manager/sd/cmd_out[21]
    SLICE_X56Y145        FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.831     0.832    sfx_manager/sd/clk_25mhz
    SLICE_X56Y145        FDRE                                         r  sfx_manager/sd/cmd_out_reg[21]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.193     1.026    
    SLICE_X56Y145        FDRE (Hold_fdre_C_D)         0.120     1.146    sfx_manager/sd/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[5][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.444ns (54.280%)  route 0.374ns (45.720%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/fs/clk_100mhz
    SLICE_X59Y147        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y147        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/fs/start_offset_reg[5][24]/Q
                         net (fo=2, routed)           0.099     1.721    sfx_manager/fs/song_start_offset[5]__0[24]
    SLICE_X58Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.766 r  sfx_manager/fs/cmd_out[33]_i_8/O
                         net (fo=1, routed)           0.000     1.766    sfx_manager/fs/cmd_out[33]_i_8_n_0
    SLICE_X58Y147        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.871 r  sfx_manager/fs/cmd_out_reg[33]_i_3/O[1]
                         net (fo=1, routed)           0.223     2.094    sfx_manager/dm/data5[25]
    SLICE_X59Y149        LUT6 (Prop_lut6_I1_O)        0.108     2.202 f  sfx_manager/dm/cmd_out[33]_i_2/O
                         net (fo=1, routed)           0.051     2.253    sfx_manager/sd/cmd_out_reg[33]_0
    SLICE_X59Y149        LUT6 (Prop_lut6_I0_O)        0.045     2.298 r  sfx_manager/sd/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     2.298    sfx_manager/sd/cmd_out[33]
    SLICE_X59Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.833     0.835    sfx_manager/sd/clk_25mhz
    SLICE_X59Y149        FDRE                                         r  sfx_manager/sd/cmd_out_reg[33]/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.193     1.029    
    SLICE_X59Y149        FDRE (Hold_fdre_C_D)         0.091     1.120    sfx_manager/sd/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.231ns (27.142%)  route 0.620ns (72.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/dm/clk_100mhz
    SLICE_X67Y142        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/dm/data_access_granted_reg[1]/Q
                         net (fo=38, routed)          0.354     1.975    sfx_manager/dm/p_0_in0_in
    SLICE_X62Y145        LUT5 (Prop_lut5_I1_O)        0.045     2.020 r  sfx_manager/dm/cmd_out[39]_i_3/O
                         net (fo=33, routed)          0.266     2.287    sfx_manager/sd/cmd_out_reg[8]_1
    SLICE_X62Y143        LUT6 (Prop_lut6_I1_O)        0.045     2.332 r  sfx_manager/sd/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.332    sfx_manager/sd/cmd_out[8]
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.834     0.836    sfx_manager/sd/clk_25mhz
    SLICE_X62Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.193     1.030    
    SLICE_X62Y143        FDRE (Hold_fdre_C_D)         0.120     1.150    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.426ns (46.871%)  route 0.483ns (53.129%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.560     1.479    sfx_manager/fs/clk_100mhz
    SLICE_X50Y149        FDRE                                         r  sfx_manager/fs/start_offset_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  sfx_manager/fs/start_offset_reg[1][29]/Q
                         net (fo=1, routed)           0.145     1.788    sfx_manager/fs/song_start_offset[1]__0[29]
    SLICE_X49Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.898 r  sfx_manager/fs/cmd_out_reg[38]_i_4/O[1]
                         net (fo=1, routed)           0.288     2.186    sfx_manager/dm/data1[29]
    SLICE_X53Y150        LUT6 (Prop_lut6_I3_O)        0.107     2.293 f  sfx_manager/dm/cmd_out[37]_i_2/O
                         net (fo=1, routed)           0.050     2.343    sfx_manager/sd/cmd_out_reg[37]_0
    SLICE_X53Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.388 r  sfx_manager/sd/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     2.388    sfx_manager/sd/cmd_out[37]
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.917     0.919    sfx_manager/sd/clk_25mhz
    SLICE_X53Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[37]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.193     1.112    
    SLICE_X53Y150        FDRE (Hold_fdre_C_D)         0.092     1.204    sfx_manager/sd/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.451ns (53.480%)  route 0.392ns (46.519%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.559     1.478    sfx_manager/fs/clk_100mhz
    SLICE_X59Y142        FDRE                                         r  sfx_manager/fs/start_offset_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y142        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sfx_manager/fs/start_offset_reg[5][7]/Q
                         net (fo=2, routed)           0.092     1.712    sfx_manager/fs/song_start_offset[5]__0[7]
    SLICE_X58Y142        LUT2 (Prop_lut2_I0_O)        0.045     1.757 r  sfx_manager/fs/cmd_out[16]_i_11/O
                         net (fo=1, routed)           0.000     1.757    sfx_manager/fs/cmd_out[16]_i_11_n_0
    SLICE_X58Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.821 r  sfx_manager/fs/cmd_out_reg[16]_i_6/O[3]
                         net (fo=1, routed)           0.168     1.988    sfx_manager/dm/data5[7]
    SLICE_X57Y143        LUT4 (Prop_lut4_I2_O)        0.111     2.099 r  sfx_manager/dm/cmd_out[15]_i_5/O
                         net (fo=1, routed)           0.082     2.181    sfx_manager/dm/cmd_out[15]_i_5_n_0
    SLICE_X57Y143        LUT6 (Prop_lut6_I4_O)        0.045     2.226 f  sfx_manager/dm/cmd_out[15]_i_2/O
                         net (fo=1, routed)           0.050     2.277    sfx_manager/sd/cmd_out_reg[15]_0
    SLICE_X57Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.322 r  sfx_manager/sd/cmd_out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.322    sfx_manager/sd/cmd_out[15]
    SLICE_X57Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.831     0.832    sfx_manager/sd/clk_25mhz
    SLICE_X57Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.193     1.026    
    SLICE_X57Y143        FDRE (Hold_fdre_C_D)         0.092     1.118    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 sfx_manager/fs/start_offset_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.423ns (43.042%)  route 0.560ns (56.958%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.563     1.482    sfx_manager/fs/clk_100mhz
    SLICE_X65Y149        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  sfx_manager/fs/start_offset_reg[0][22]/Q
                         net (fo=2, routed)           0.067     1.690    sfx_manager/fs/song_start_offset[0]__0[22]
    SLICE_X65Y149        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.817 r  sfx_manager/fs/cmd_out_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.349     2.167    sfx_manager/dm/data0[23]
    SLICE_X58Y149        LUT6 (Prop_lut6_I3_O)        0.110     2.277 f  sfx_manager/dm/cmd_out[31]_i_2/O
                         net (fo=1, routed)           0.143     2.420    sfx_manager/sd/cmd_out_reg[31]_0
    SLICE_X58Y150        LUT6 (Prop_lut6_I0_O)        0.045     2.465 r  sfx_manager/sd/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000     2.465    sfx_manager/sd/cmd_out[31]
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.920     0.922    sfx_manager/sd/clk_25mhz
    SLICE_X58Y150        FDRE                                         r  sfx_manager/sd/cmd_out_reg[31]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.193     1.115    
    SLICE_X58Y150        FDRE (Hold_fdre_C_D)         0.121     1.236    sfx_manager/sd/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 sfx_manager/dm/data_access_granted_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.231ns (26.572%)  route 0.638ns (73.428%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.561     1.480    sfx_manager/dm/clk_100mhz
    SLICE_X65Y141        FDRE                                         r  sfx_manager/dm/data_access_granted_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  sfx_manager/dm/data_access_granted_reg[4]/Q
                         net (fo=39, routed)          0.514     2.135    sfx_manager/dm/p_0_in6_in
    SLICE_X59Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.180 f  sfx_manager/dm/cmd_out[11]_i_2/O
                         net (fo=1, routed)           0.125     2.305    sfx_manager/sd/cmd_out_reg[11]_0
    SLICE_X61Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.350 r  sfx_manager/sd/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.350    sfx_manager/sd/cmd_out[11]
    SLICE_X61Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.832     0.834    sfx_manager/sd/clk_25mhz
    SLICE_X61Y143        FDRE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.193     1.028    
    SLICE_X61Y143        FDRE (Hold_fdre_C_D)         0.091     1.119    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 0.419ns (3.889%)  route 10.356ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)         10.356    12.629    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.619    15.041    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y23         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.041    
                         clock uncertainty           -0.193    14.848    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.936    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.472ns  (logic 0.419ns (4.001%)  route 10.053ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)         10.053    12.326    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y25         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.525    14.947    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y25         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.947    
                         clock uncertainty           -0.193    14.754    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.842    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.842    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.453ns  (logic 0.419ns (4.009%)  route 10.034ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)         10.034    12.307    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X1Y24         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.522    14.944    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y24         RAMB36E1                                     r  sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.944    
                         clock uncertainty           -0.193    14.751    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.839    sfx_manager/sfx3/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.430ns  (logic 0.419ns (4.017%)  route 10.011ns (95.983%))
  Logic Levels:           0  
  Clock Path Skew:        3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)         10.011    12.284    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y26         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.622    15.044    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.044    
                         clock uncertainty           -0.193    14.851    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.939    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.939    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 0.419ns (4.047%)  route 9.933ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          9.933    12.207    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y24         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.614    15.036    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.036    
                         clock uncertainty           -0.193    14.843    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.931    sfx_manager/sfx2/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.091ns  (logic 0.419ns (4.152%)  route 9.672ns (95.848%))
  Logic Levels:           0  
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          9.672    11.946    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y25         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.617    15.039    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y25         RAMB36E1                                     r  sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.039    
                         clock uncertainty           -0.193    14.846    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.934    sfx_manager/sfx5/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 0.419ns (4.278%)  route 9.376ns (95.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          9.376    11.649    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.538    14.960    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.960    
                         clock uncertainty           -0.193    14.767    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.912    13.855    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 0.419ns (4.258%)  route 9.422ns (95.742%))
  Logic Levels:           0  
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          9.422    11.695    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y24         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.606    15.028    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.193    14.835    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.923    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 0.419ns (4.313%)  route 9.297ns (95.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.419     2.273 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=60, routed)          9.297    11.570    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y25         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.609    15.031    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y25         RAMB36E1                                     r  sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.031    
                         clock uncertainty           -0.193    14.838    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    13.926    sfx_manager/sfx4/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 0.456ns (4.743%)  route 9.158ns (95.257%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.852     1.854    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.456     2.310 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          9.158    11.469    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.538    14.960    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y25         RAMB36E1                                     r  sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.960    
                         clock uncertainty           -0.193    14.767    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.030    sfx_manager/sfx1/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  2.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.367ns (9.142%)  route 3.647ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.367     2.093 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)          3.647     5.740    sfx_manager/fs/start_offset_reg[0][31]_0[1]
    SLICE_X73Y146        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.699     5.301    sfx_manager/fs/clk_100mhz
    SLICE_X73Y146        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][1]/C
                         clock pessimism              0.000     5.301    
                         clock uncertainty            0.193     5.495    
    SLICE_X73Y146        FDRE (Hold_fdre_C_D)         0.170     5.665    sfx_manager/fs/duration_samples_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.665    
                         arrival time                           5.740    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/start_offset_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.367ns (9.270%)  route 3.592ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.220ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.367     2.093 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=60, routed)          3.592     5.685    sfx_manager/fs/start_offset_reg[0][31]_0[3]
    SLICE_X64Y148        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.618     5.220    sfx_manager/fs/clk_100mhz
    SLICE_X64Y148        FDRE                                         r  sfx_manager/fs/start_offset_reg[0][19]/C
                         clock pessimism              0.000     5.220    
                         clock uncertainty            0.193     5.414    
    SLICE_X64Y148        FDRE (Hold_fdre_C_D)         0.164     5.578    sfx_manager/fs/start_offset_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -5.578    
                         arrival time                           5.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.367ns (9.053%)  route 3.687ns (90.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.367     2.093 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.687     5.780    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X73Y146        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.699     5.301    sfx_manager/fs/clk_100mhz
    SLICE_X73Y146        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][2]/C
                         clock pessimism              0.000     5.301    
                         clock uncertainty            0.193     5.495    
    SLICE_X73Y146        FDRE (Hold_fdre_C_D)         0.170     5.665    sfx_manager/fs/duration_samples_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.665    
                         arrival time                           5.780    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.367ns (9.163%)  route 3.638ns (90.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.220ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.367     2.093 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=60, routed)          3.638     5.731    sfx_manager/fs/start_offset_reg[0][31]_0[1]
    SLICE_X68Y148        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.618     5.220    sfx_manager/fs/clk_100mhz
    SLICE_X68Y148        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][25]/C
                         clock pessimism              0.000     5.220    
                         clock uncertainty            0.193     5.414    
    SLICE_X68Y148        FDRE (Hold_fdre_C_D)         0.192     5.606    sfx_manager/fs/duration_samples_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -5.606    
                         arrival time                           5.731    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.337ns (8.589%)  route 3.587ns (91.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.337     2.063 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=60, routed)          3.587     5.650    sfx_manager/fs/start_offset_reg[0][31]_0[6]
    SLICE_X72Y148        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.700     5.302    sfx_manager/fs/clk_100mhz
    SLICE_X72Y148        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][14]/C
                         clock pessimism              0.000     5.302    
                         clock uncertainty            0.193     5.496    
    SLICE_X72Y148        FDRE (Hold_fdre_C_D)         0.024     5.520    sfx_manager/fs/duration_samples_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.650    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.367ns (9.143%)  route 3.647ns (90.857%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.220ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.367     2.093 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=60, routed)          3.647     5.740    sfx_manager/fs/start_offset_reg[0][31]_0[2]
    SLICE_X69Y147        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.618     5.220    sfx_manager/fs/clk_100mhz
    SLICE_X69Y147        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][18]/C
                         clock pessimism              0.000     5.220    
                         clock uncertainty            0.193     5.414    
    SLICE_X69Y147        FDRE (Hold_fdre_C_D)         0.196     5.610    sfx_manager/fs/duration_samples_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -5.610    
                         arrival time                           5.740    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.337ns (8.489%)  route 3.633ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.337     2.063 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          3.633     5.696    sfx_manager/fs/start_offset_reg[0][31]_0[7]
    SLICE_X73Y148        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.700     5.302    sfx_manager/fs/clk_100mhz
    SLICE_X73Y148        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][31]/C
                         clock pessimism              0.000     5.302    
                         clock uncertainty            0.193     5.496    
    SLICE_X73Y148        FDRE (Hold_fdre_C_D)         0.058     5.554    sfx_manager/fs/duration_samples_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -5.554    
                         arrival time                           5.696    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.337ns (8.600%)  route 3.581ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        3.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.337     2.063 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=60, routed)          3.581     5.644    sfx_manager/fs/start_offset_reg[0][31]_0[5]
    SLICE_X70Y140        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.615     5.217    sfx_manager/fs/clk_100mhz
    SLICE_X70Y140        FDRE                                         r  sfx_manager/fs/duration_samples_reg[4][5]/C
                         clock pessimism              0.000     5.217    
                         clock uncertainty            0.193     5.411    
    SLICE_X70Y140        FDRE (Hold_fdre_C_D)         0.084     5.495    sfx_manager/fs/duration_samples_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.495    
                         arrival time                           5.644    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.337ns (8.437%)  route 3.657ns (91.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.337     2.063 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          3.657     5.721    sfx_manager/fs/start_offset_reg[0][31]_0[7]
    SLICE_X73Y147        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.700     5.302    sfx_manager/fs/clk_100mhz
    SLICE_X73Y147        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][15]/C
                         clock pessimism              0.000     5.302    
                         clock uncertainty            0.193     5.496    
    SLICE_X73Y147        FDRE (Hold_fdre_C_D)         0.058     5.554    sfx_manager/fs/duration_samples_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -5.554    
                         arrival time                           5.721    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/fs/duration_samples_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.337ns (8.432%)  route 3.660ns (91.568%))
  Logic Levels:           0  
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.723     1.726    sfx_manager/sd/clk_25mhz
    SLICE_X75Y150        FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.337     2.063 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=60, routed)          3.660     5.723    sfx_manager/fs/start_offset_reg[0][31]_0[7]
    SLICE_X73Y146        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.699     5.301    sfx_manager/fs/clk_100mhz
    SLICE_X73Y146        FDRE                                         r  sfx_manager/fs/duration_samples_reg[0][7]/C
                         clock pessimism              0.000     5.301    
                         clock uncertainty            0.193     5.495    
    SLICE_X73Y146        FDRE (Hold_fdre_C_D)         0.056     5.551    sfx_manager/fs/duration_samples_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -5.551    
                         arrival time                           5.723    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -3.056ns,  Total Violation      -12.553ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.056ns  (required time - arrival time)
  Source:                 minesweeper/sound_effect_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx3/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.977ns  (logic 0.580ns (8.313%)  route 6.397ns (91.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 175.001 - 170.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 170.931 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.698   170.931    minesweeper/clk_65mhz
    SLICE_X75Y113        FDRE                                         r  minesweeper/sound_effect_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.456   171.387 r  minesweeper/sound_effect_select_reg[3]/Q
                         net (fo=1, routed)           6.397   177.783    sfx_manager/sfx3/sound_effect[0]
    SLICE_X79Y113        LUT3 (Prop_lut3_I1_O)        0.124   177.907 r  sfx_manager/sfx3/playing_i_1__2/O
                         net (fo=1, routed)           0.000   177.907    sfx_manager/sfx3/playing_i_1__2_n_0
    SLICE_X79Y113        FDRE                                         r  sfx_manager/sfx3/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.579   175.001    sfx_manager/sfx3/clk_100mhz
    SLICE_X79Y113        FDRE                                         r  sfx_manager/sfx3/playing_reg/C
                         clock pessimism              0.000   175.001    
                         clock uncertainty           -0.179   174.822    
    SLICE_X79Y113        FDRE (Setup_fdre_C_D)        0.029   174.851    sfx_manager/sfx3/playing_reg
  -------------------------------------------------------------------
                         required time                        174.851    
                         arrival time                        -177.907    
  -------------------------------------------------------------------
                         slack                                 -3.056    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 minesweeper/sound_effect_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx1/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        6.211ns  (logic 0.642ns (10.336%)  route 5.569ns (89.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 174.913 - 170.000 ) 
    Source Clock Delay      (SCD):    1.616ns = ( 170.847 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.614   170.847    minesweeper/clk_65mhz
    SLICE_X58Y109        FDRE                                         r  minesweeper/sound_effect_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.518   171.365 r  minesweeper/sound_effect_select_reg[1]/Q
                         net (fo=1, routed)           5.569   176.934    sfx_manager/sfx1/sound_effect[0]
    SLICE_X58Y110        LUT3 (Prop_lut3_I1_O)        0.124   177.058 r  sfx_manager/sfx1/playing_i_1__0/O
                         net (fo=1, routed)           0.000   177.058    sfx_manager/sfx1/playing_i_1__0_n_0
    SLICE_X58Y110        FDRE                                         r  sfx_manager/sfx1/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.491   174.913    sfx_manager/sfx1/clk_100mhz
    SLICE_X58Y110        FDRE                                         r  sfx_manager/sfx1/playing_reg/C
                         clock pessimism              0.000   174.913    
                         clock uncertainty           -0.179   174.734    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)        0.077   174.811    sfx_manager/sfx1/playing_reg
  -------------------------------------------------------------------
                         required time                        174.811    
                         arrival time                        -177.058    
  -------------------------------------------------------------------
                         slack                                 -2.247    

Slack (VIOLATED) :        -1.968ns  (required time - arrival time)
  Source:                 minesweeper/sound_effect_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        5.888ns  (logic 0.580ns (9.851%)  route 5.308ns (90.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 174.999 - 170.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 170.932 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.699   170.932    minesweeper/clk_65mhz
    SLICE_X72Y139        FDRE                                         r  minesweeper/sound_effect_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.456   171.388 r  minesweeper/sound_effect_select_reg[0]/Q
                         net (fo=2, routed)           5.308   176.696    sfx_manager/sfx0/sound_effect[0]
    SLICE_X73Y139        LUT3 (Prop_lut3_I1_O)        0.124   176.820 r  sfx_manager/sfx0/playing_i_1/O
                         net (fo=1, routed)           0.000   176.820    sfx_manager/sfx0/playing_i_1_n_0
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx0/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.577   174.999    sfx_manager/sfx0/clk_100mhz
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx0/playing_reg/C
                         clock pessimism              0.000   174.999    
                         clock uncertainty           -0.179   174.820    
    SLICE_X73Y139        FDRE (Setup_fdre_C_D)        0.031   174.851    sfx_manager/sfx0/playing_reg
  -------------------------------------------------------------------
                         required time                        174.851    
                         arrival time                        -176.820    
  -------------------------------------------------------------------
                         slack                                 -1.968    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 minesweeper/sound_effect_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx2/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        5.759ns  (logic 0.580ns (10.072%)  route 5.179ns (89.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 174.907 - 170.000 ) 
    Source Clock Delay      (SCD):    1.609ns = ( 170.840 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.607   170.840    minesweeper/clk_65mhz
    SLICE_X67Y130        FDRE                                         r  minesweeper/sound_effect_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDRE (Prop_fdre_C_Q)         0.456   171.296 r  minesweeper/sound_effect_select_reg[2]/Q
                         net (fo=1, routed)           5.179   176.474    sfx_manager/sfx2/sound_effect[0]
    SLICE_X68Y130        LUT3 (Prop_lut3_I1_O)        0.124   176.598 r  sfx_manager/sfx2/playing_i_1__1/O
                         net (fo=1, routed)           0.000   176.598    sfx_manager/sfx2/playing_i_1__1_n_0
    SLICE_X68Y130        FDRE                                         r  sfx_manager/sfx2/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.485   174.907    sfx_manager/sfx2/clk_100mhz
    SLICE_X68Y130        FDRE                                         r  sfx_manager/sfx2/playing_reg/C
                         clock pessimism              0.000   174.907    
                         clock uncertainty           -0.179   174.728    
    SLICE_X68Y130        FDRE (Setup_fdre_C_D)        0.029   174.757    sfx_manager/sfx2/playing_reg
  -------------------------------------------------------------------
                         required time                        174.757    
                         arrival time                        -176.598    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 minesweeper/sound_effect_select_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx5/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        3.027ns  (logic 0.231ns (7.632%)  route 2.796ns (92.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 171.510 - 170.000 ) 
    Source Clock Delay      (SCD):    0.866ns = ( 170.096 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898   170.128    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   168.503 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   169.204    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.863   170.096    minesweeper/clk_65mhz
    SLICE_X79Y112        FDRE                                         r  minesweeper/sound_effect_select_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.175   170.271 r  minesweeper/sound_effect_select_reg[5]/Q
                         net (fo=1, routed)           2.796   173.067    sfx_manager/sfx5/sound_effect[0]
    SLICE_X78Y112        LUT3 (Prop_lut3_I1_O)        0.056   173.123 r  sfx_manager/sfx5/playing_i_1__4/O
                         net (fo=1, routed)           0.000   173.123    sfx_manager/sfx5/playing_i_1__4_n_0
    SLICE_X78Y112        FDRE                                         r  sfx_manager/sfx5/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   170.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   170.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   170.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.591   171.510    sfx_manager/sfx5/clk_100mhz
    SLICE_X78Y112        FDRE                                         r  sfx_manager/sfx5/playing_reg/C
                         clock pessimism              0.000   171.510    
                         clock uncertainty           -0.179   171.332    
    SLICE_X78Y112        FDRE (Setup_fdre_C_D)        0.035   171.367    sfx_manager/sfx5/playing_reg
  -------------------------------------------------------------------
                         required time                        171.367    
                         arrival time                        -173.123    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 minesweeper/sound_effect_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_65mhz_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        2.933ns  (logic 0.284ns (9.683%)  route 2.649ns (90.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 171.506 - 170.000 ) 
    Source Clock Delay      (SCD):    0.863ns = ( 170.093 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.898   170.128    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625   168.503 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700   169.204    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.860   170.093    minesweeper/clk_65mhz
    SLICE_X72Y139        FDRE                                         r  minesweeper/sound_effect_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.160   170.253 r  minesweeper/sound_effect_select_reg[4]/Q
                         net (fo=2, routed)           2.649   172.902    sfx_manager/sfx4/sound_effect[0]
    SLICE_X73Y139        LUT3 (Prop_lut3_I1_O)        0.124   173.026 r  sfx_manager/sfx4/playing_i_1__3/O
                         net (fo=1, routed)           0.000   173.026    sfx_manager/sfx4/playing_i_1__3_n_0
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx4/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   170.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   170.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   170.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.587   171.506    sfx_manager/sfx4/clk_100mhz
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx4/playing_reg/C
                         clock pessimism              0.000   171.506    
                         clock uncertainty           -0.179   171.328    
    SLICE_X73Y139        FDRE (Setup_fdre_C_D)        0.014   171.342    sfx_manager/sfx4/playing_reg
  -------------------------------------------------------------------
                         required time                        171.342    
                         arrival time                        -173.026    
  -------------------------------------------------------------------
                         slack                                 -1.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx5/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.467ns (10.053%)  route 4.179ns (89.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.303ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.583     1.586    minesweeper/clk_65mhz
    SLICE_X79Y112        FDRE                                         r  minesweeper/sound_effect_select_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.367     1.953 r  minesweeper/sound_effect_select_reg[5]/Q
                         net (fo=1, routed)           4.179     6.131    sfx_manager/sfx5/sound_effect[0]
    SLICE_X78Y112        LUT3 (Prop_lut3_I1_O)        0.100     6.231 r  sfx_manager/sfx5/playing_i_1__4/O
                         net (fo=1, routed)           0.000     6.231    sfx_manager/sfx5/playing_i_1__4_n_0
    SLICE_X78Y112        FDRE                                         r  sfx_manager/sfx5/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.701     5.303    sfx_manager/sfx5/clk_100mhz
    SLICE_X78Y112        FDRE                                         r  sfx_manager/sfx5/playing_reg/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty            0.179     5.482    
    SLICE_X78Y112        FDRE (Hold_fdre_C_D)         0.331     5.813    sfx_manager/sfx5/playing_reg
  -------------------------------------------------------------------
                         required time                         -5.813    
                         arrival time                           6.231    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx4/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.578ns (12.369%)  route 4.095ns (87.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.580     1.583    minesweeper/clk_65mhz
    SLICE_X72Y139        FDRE                                         r  minesweeper/sound_effect_select_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.337     1.920 r  minesweeper/sound_effect_select_reg[4]/Q
                         net (fo=2, routed)           4.095     6.015    sfx_manager/sfx4/sound_effect[0]
    SLICE_X73Y139        LUT3 (Prop_lut3_I1_O)        0.241     6.256 r  sfx_manager/sfx4/playing_i_1__3/O
                         net (fo=1, routed)           0.000     6.256    sfx_manager/sfx4/playing_i_1__3_n_0
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx4/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.697     5.299    sfx_manager/sfx4/clk_100mhz
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx4/playing_reg/C
                         clock pessimism              0.000     5.299    
                         clock uncertainty            0.179     5.478    
    SLICE_X73Y139        FDRE (Hold_fdre_C_D)         0.270     5.748    sfx_manager/sfx4/playing_reg
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           6.256    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx2/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.467ns (9.524%)  route 4.437ns (90.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.207ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.488     1.491    minesweeper/clk_65mhz
    SLICE_X67Y130        FDRE                                         r  minesweeper/sound_effect_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDRE (Prop_fdre_C_Q)         0.367     1.858 r  minesweeper/sound_effect_select_reg[2]/Q
                         net (fo=1, routed)           4.437     6.294    sfx_manager/sfx2/sound_effect[0]
    SLICE_X68Y130        LUT3 (Prop_lut3_I1_O)        0.100     6.394 r  sfx_manager/sfx2/playing_i_1__1/O
                         net (fo=1, routed)           0.000     6.394    sfx_manager/sfx2/playing_i_1__1_n_0
    SLICE_X68Y130        FDRE                                         r  sfx_manager/sfx2/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.605     5.207    sfx_manager/sfx2/clk_100mhz
    SLICE_X68Y130        FDRE                                         r  sfx_manager/sfx2/playing_reg/C
                         clock pessimism              0.000     5.207    
                         clock uncertainty            0.179     5.386    
    SLICE_X68Y130        FDRE (Hold_fdre_C_D)         0.269     5.655    sfx_manager/sfx2/playing_reg
  -------------------------------------------------------------------
                         required time                         -5.655    
                         arrival time                           6.394    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx1/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.209ns (8.142%)  route 2.358ns (91.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.561     0.563    minesweeper/clk_65mhz
    SLICE_X58Y109        FDRE                                         r  minesweeper/sound_effect_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  minesweeper/sound_effect_select_reg[1]/Q
                         net (fo=1, routed)           2.358     3.085    sfx_manager/sfx1/sound_effect[0]
    SLICE_X58Y110        LUT3 (Prop_lut3_I1_O)        0.045     3.130 r  sfx_manager/sfx1/playing_i_1__0/O
                         net (fo=1, routed)           0.000     3.130    sfx_manager/sfx1/playing_i_1__0_n_0
    SLICE_X58Y110        FDRE                                         r  sfx_manager/sfx1/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.829     1.994    sfx_manager/sfx1/clk_100mhz
    SLICE_X58Y110        FDRE                                         r  sfx_manager/sfx1/playing_reg/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.179     2.172    
    SLICE_X58Y110        FDRE (Hold_fdre_C_D)         0.120     2.292    sfx_manager/sfx1/playing_reg
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx0/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 0.467ns (9.285%)  route 4.563ns (90.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        1.580     1.583    minesweeper/clk_65mhz
    SLICE_X72Y139        FDRE                                         r  minesweeper/sound_effect_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.367     1.950 r  minesweeper/sound_effect_select_reg[0]/Q
                         net (fo=2, routed)           4.563     6.513    sfx_manager/sfx0/sound_effect[0]
    SLICE_X73Y139        LUT3 (Prop_lut3_I1_O)        0.100     6.613 r  sfx_manager/sfx0/playing_i_1/O
                         net (fo=1, routed)           0.000     6.613    sfx_manager/sfx0/playing_i_1_n_0
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx0/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.697     5.299    sfx_manager/sfx0/clk_100mhz
    SLICE_X73Y139        FDRE                                         r  sfx_manager/sfx0/playing_reg/C
                         clock pessimism              0.000     5.299    
                         clock uncertainty            0.179     5.478    
    SLICE_X73Y139        FDRE (Hold_fdre_C_D)         0.270     5.748    sfx_manager/sfx0/playing_reg
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           6.613    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 minesweeper/sound_effect_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sfx_manager/sfx3/playing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.186ns (6.933%)  route 2.497ns (93.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=2440, routed)        0.589     0.591    minesweeper/clk_65mhz
    SLICE_X75Y113        FDRE                                         r  minesweeper/sound_effect_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  minesweeper/sound_effect_select_reg[3]/Q
                         net (fo=1, routed)           2.497     3.228    sfx_manager/sfx3/sound_effect[0]
    SLICE_X79Y113        LUT3 (Prop_lut3_I1_O)        0.045     3.273 r  sfx_manager/sfx3/playing_i_1__2/O
                         net (fo=1, routed)           0.000     3.273    sfx_manager/sfx3/playing_i_1__2_n_0
    SLICE_X79Y113        FDRE                                         r  sfx_manager/sfx3/playing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.860     2.026    sfx_manager/sfx3/clk_100mhz
    SLICE_X79Y113        FDRE                                         r  sfx_manager/sfx3/playing_reg/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.179     2.204    
    SLICE_X79Y113        FDRE (Hold_fdre_C_D)         0.091     2.295    sfx_manager/sfx3/playing_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.978    





