{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650334407318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650334407318 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VOXEL EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"VOXEL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650334407386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650334407386 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 5 0 0 " "Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334407401 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334407401 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 42 25 0 0 " "Implementing clock multiplication of 42, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334407401 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1650334407401 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334407417 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1650334407417 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 " "The input clock frequency specification of PLL \"sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 0 pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2 50.0 MHz 84.0 MHz " "Input port inclk\[0\] of PLL \"sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" and its source clk\[2\] (the output port of PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 84.0 MHz respectively" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAM/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAM/synthesis/sdram.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/sdram.v" 63 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 192 0 0 } } { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/pll.v" 103 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 64 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1650334407501 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAM/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAM/synthesis/sdram.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/sdram.v" 63 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 192 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1650334407501 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650334407517 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650334407517 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650334407618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650334407618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650334407618 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650334407618 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 18026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650334407651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 18028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650334407651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 18030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650334407651 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "CLK_10M " "Can't reserve pin CLK_10M -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "CLK_10M " "Reserve pin assignment ignored because of existing pin with name \"CLK_10M\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { CLK_10M } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_10M" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "GSCLK " "Can't reserve pin GSCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "GSCLK " "Reserve pin assignment ignored because of existing pin with name \"GSCLK\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { GSCLK } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "LAT " "Can't reserve pin LAT -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "LAT " "Reserve pin assignment ignored because of existing pin with name \"LAT\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { LAT } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LAT" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SCLK " "Can't reserve pin SCLK -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SCLK " "Reserve pin assignment ignored because of existing pin with name \"SCLK\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SCLK } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[0\]\[0\] " "Can't reserve pin SDO\[0\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[0\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[0\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[0][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[0\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[0\]\[1\] " "Can't reserve pin SDO\[0\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[0\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[0\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[0][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[0\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[0\]\[2\] " "Can't reserve pin SDO\[0\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[0\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[0\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[0][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[0\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[0\]\[3\] " "Can't reserve pin SDO\[0\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[0\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[0\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[0][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[0\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[10\]\[0\] " "Can't reserve pin SDO\[10\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[10\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[10\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[10][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[10\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[10\]\[1\] " "Can't reserve pin SDO\[10\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[10\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[10\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[10][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[10\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[10\]\[2\] " "Can't reserve pin SDO\[10\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[10\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[10\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[10][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[10\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[10\]\[3\] " "Can't reserve pin SDO\[10\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[10\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[10\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[10][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[10\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[11\]\[0\] " "Can't reserve pin SDO\[11\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[11\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[11\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[11][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[11\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[11\]\[1\] " "Can't reserve pin SDO\[11\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[11\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[11\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[11][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[11\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[11\]\[2\] " "Can't reserve pin SDO\[11\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[11\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[11\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[11][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[11\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[11\]\[3\] " "Can't reserve pin SDO\[11\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[11\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[11\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[11][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[11\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[1\]\[0\] " "Can't reserve pin SDO\[1\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[1\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[1\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[1][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[1\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[1\]\[1\] " "Can't reserve pin SDO\[1\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[1\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[1\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[1][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[1\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[1\]\[2\] " "Can't reserve pin SDO\[1\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[1\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[1\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[1][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[1\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[1\]\[3\] " "Can't reserve pin SDO\[1\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[1\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[1\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[1][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[1\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[2\]\[0\] " "Can't reserve pin SDO\[2\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[2\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[2\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[2][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[2\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[2\]\[1\] " "Can't reserve pin SDO\[2\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[2\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[2\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[2][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[2\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[2\]\[2\] " "Can't reserve pin SDO\[2\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[2\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[2\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[2][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[2\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[2\]\[3\] " "Can't reserve pin SDO\[2\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[2\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[2\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[2][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[2\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[3\]\[0\] " "Can't reserve pin SDO\[3\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[3\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[3\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[3][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[3\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[3\]\[1\] " "Can't reserve pin SDO\[3\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[3\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[3\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[3][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[3\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[3\]\[2\] " "Can't reserve pin SDO\[3\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[3\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[3\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[3][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[3\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[3\]\[3\] " "Can't reserve pin SDO\[3\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[3\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[3\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[3][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[3\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[4\]\[0\] " "Can't reserve pin SDO\[4\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[4\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[4\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[4][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[4\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[4\]\[1\] " "Can't reserve pin SDO\[4\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[4\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[4\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[4][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[4\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[4\]\[2\] " "Can't reserve pin SDO\[4\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[4\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[4\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[4][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[4\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[4\]\[3\] " "Can't reserve pin SDO\[4\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[4\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[4\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[4][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[4\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[5\]\[0\] " "Can't reserve pin SDO\[5\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[5\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[5\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[5][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[5\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[5\]\[1\] " "Can't reserve pin SDO\[5\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[5\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[5\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[5][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[5\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[5\]\[2\] " "Can't reserve pin SDO\[5\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[5\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[5\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[5][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[5\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[5\]\[3\] " "Can't reserve pin SDO\[5\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[5\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[5\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[5][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[5\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[6\]\[0\] " "Can't reserve pin SDO\[6\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[6\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[6\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[6][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[6\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[6\]\[1\] " "Can't reserve pin SDO\[6\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[6\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[6\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[6][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[6\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[6\]\[2\] " "Can't reserve pin SDO\[6\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[6\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[6\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[6][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[6\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[6\]\[3\] " "Can't reserve pin SDO\[6\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[6\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[6\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[6][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[6\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[7\]\[0\] " "Can't reserve pin SDO\[7\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[7\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[7\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[7][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[7\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[7\]\[1\] " "Can't reserve pin SDO\[7\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[7\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[7\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[7][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[7\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[7\]\[2\] " "Can't reserve pin SDO\[7\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[7\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[7\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[7][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[7\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[7\]\[3\] " "Can't reserve pin SDO\[7\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[7\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[7\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[7][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[7\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[8\]\[0\] " "Can't reserve pin SDO\[8\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[8\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[8\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[8][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[8\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[8\]\[1\] " "Can't reserve pin SDO\[8\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[8\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[8\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[8][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[8\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[8\]\[2\] " "Can't reserve pin SDO\[8\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[8\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[8\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[8][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[8\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[8\]\[3\] " "Can't reserve pin SDO\[8\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[8\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[8\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[8][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[8\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[9\]\[0\] " "Can't reserve pin SDO\[9\]\[0\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[9\]\[0\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[9\]\[0\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[9][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[9\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[9\]\[1\] " "Can't reserve pin SDO\[9\]\[1\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[9\]\[1\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[9\]\[1\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[9][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[9\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[9\]\[2\] " "Can't reserve pin SDO\[9\]\[2\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[9\]\[2\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[9\]\[2\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[9][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[9\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "SDO\[9\]\[3\] " "Can't reserve pin SDO\[9\]\[3\] -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WFIOMGR_RESERVE_PIN_NAME_EXISTS_SAME_DIRECTION" "SDO\[9\]\[3\] " "Reserve pin assignment ignored because of existing pin with name \"SDO\[9\]\[3\]\"" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDO[9][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO\[9\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 411 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169140 "Reserve pin assignment ignored because of existing pin with name \"%1!s!\"" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650334407651 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650334407668 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650334407801 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 124 " "No exact pin location assignment(s) for 40 pins of 124 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650334408084 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 5 0 0 " "Implementing clock multiplication of 3, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334408101 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 6 5 0 0 " "Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334408101 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 42 25 0 0 " "Implementing clock multiplication of 42, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334408101 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1650334408101 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650334408118 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1650334408118 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jig1 " "Entity dcfifo_jig1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650334408484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650334408484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650334408484 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650334408484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650334408484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650334408484 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1650334408484 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650334408501 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_10M " "Node: CLK_10M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LAT~reg0 CLK_10M " "Register LAT~reg0 is being clocked by CLK_10M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650334408534 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1650334408534 "|top|CLK_10M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PIXCLK " "Node: PIXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register HDMI_fifo:hdmi\|dcfifo:dcfifo_component\|dcfifo_jig1:auto_generated\|delayed_wrptr_g\[0\] PIXCLK " "Register HDMI_fifo:hdmi\|dcfifo:dcfifo_component\|dcfifo_jig1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by PIXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650334408534 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1650334408534 "|top|PIXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE " "Node: DE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register row_counter\[9\] DE " "Register row_counter\[9\] is being clocked by DE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650334408534 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1650334408534 "|top|DE"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1650334408568 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1650334408568 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1650334408568 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: sdram\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sdram\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1650334408568 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1650334408568 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1650334408568 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1650334408568 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1650334408568 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1650334408568 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650334408568 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650334408568 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650334408568 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1650334408568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~_wirecell  " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 5735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 5741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 11357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 12220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 6502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 8067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sdram:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~0 " "Destination node sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~0" {  } { { "SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 4791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0 " "Destination node sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0" {  } { { "SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 4800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1 " "Destination node sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1" {  } { { "SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 4801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node sdram:sdram\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650334408884 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650334408884 ""}  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 1262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650334408884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650334409368 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650334409385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650334409385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650334409385 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650334409401 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650334409401 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1650334409401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650334409401 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650334409418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650334409418 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650334409434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650334409868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650334409884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650334409884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1650334409884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650334409884 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 0 24 16 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 0 input, 24 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650334409901 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650334409901 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650334409901 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 11 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 0 16 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 24 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 18 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 17 1 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 0 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 14 10 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 21 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650334409901 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650334409901 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650334409901 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] GSCLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GSCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/pll.v" 103 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 64 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1650334409984 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] TESTCLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TESTCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/pll.v" 103 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 64 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1650334409984 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] SDRAM_CLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/pll.v" 103 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 64 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1650334409984 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 0 " "PLL \"sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 driven by pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Input port INCLK\[0\] of node \"sdram:sdram\|sdram_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" is driven by pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl which is OUTCLK output port of Clock control block type node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAM/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAM/synthesis/sdram.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/sdram.v" 63 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 192 0 0 } } { "db/pll_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/pll_altpll.v" 44 -1 0 } } { "pll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/pll.v" 103 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 64 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1650334410001 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "f:/quartus19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "SDRAM/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/submodules/sdram_sys_sdram_pll_0.v" 35 0 0 } } { "SDRAM/synthesis/sdram.v" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/SDRAM/synthesis/sdram.v" 63 0 0 } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 192 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1650334410001 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testInitDone " "Node \"testInitDone\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testInitDone" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650334410151 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "testPin " "Node \"testPin\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testPin" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650334410151 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1650334410151 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650334410151 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650334410168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650334410851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650334411567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650334411601 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650334412601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650334412601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650334413185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650334414768 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650334414768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650334415151 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1650334415151 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650334415151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650334415151 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650334415318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650334415351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650334415718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650334415718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650334416167 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650334416934 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650334417317 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "49 Cyclone IV E " "49 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC_ABS_HOME 3.3-V LVTTL A8 " "Pin ENC_ABS_HOME uses I/O standard 3.3-V LVTTL at A8" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { ENC_ABS_HOME } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENC_ABS_HOME" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENC_360 3.3-V LVTTL B8 " "Pin ENC_360 uses I/O standard 3.3-V LVTTL at B8" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { ENC_360 } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENC_360" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[0\] 3.3-V LVTTL A14 " "Pin HDMI_RGB\[0\]\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[1\] 3.3-V LVTTL B16 " "Pin HDMI_RGB\[0\]\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[2\] 3.3-V LVTTL C14 " "Pin HDMI_RGB\[0\]\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[0\] 3.3-V LVTTL E6 " "Pin HDMI_RGB\[1\]\[0\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[1\] 3.3-V LVTTL C6 " "Pin HDMI_RGB\[1\]\[1\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[0\] 3.3-V LVTTL B12 " "Pin HDMI_RGB\[2\]\[0\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][0] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[0\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[1\] 3.3-V LVTTL D11 " "Pin HDMI_RGB\[2\]\[1\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][1] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[1\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[2\] 3.3-V LVTTL B11 " "Pin HDMI_RGB\[2\]\[2\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSYNC 3.3-V LVTTL F14 " "Pin HSYNC uses I/O standard 3.3-V LVTTL at F14" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HSYNC } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSYNC" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ACTIVE 3.3-V LVTTL F16 " "Pin ACTIVE uses I/O standard 3.3-V LVTTL at F16" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { ACTIVE } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACTIVE" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL P1 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL K5 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL P6 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL M7 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL T5 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL R5 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL N2 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL N5 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL T6 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL R7 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL L7 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL R6 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL L4 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL L3 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL P2 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL N1 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[3\] 3.3-V LVTTL C16 " "Pin HDMI_RGB\[0\]\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[7\] 3.3-V LVTTL M16 " "Pin HDMI_RGB\[1\]\[7\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][7] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[3\] 3.3-V LVTTL E10 " "Pin HDMI_RGB\[2\]\[3\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[4\] 3.3-V LVTTL D9 " "Pin HDMI_RGB\[2\]\[4\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][4] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[5\] 3.3-V LVTTL E9 " "Pin HDMI_RGB\[2\]\[5\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][5] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[6\] 3.3-V LVTTL F8 " "Pin HDMI_RGB\[2\]\[6\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][6] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[2\]\[7\] 3.3-V LVTTL D8 " "Pin HDMI_RGB\[2\]\[7\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[2][7] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[2\]\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[4\] 3.3-V LVTTL C15 " "Pin HDMI_RGB\[0\]\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][4] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[5\] 3.3-V LVTTL D16 " "Pin HDMI_RGB\[0\]\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][5] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[6\] 3.3-V LVTTL D15 " "Pin HDMI_RGB\[0\]\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][6] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[0\]\[7\] 3.3-V LVTTL D14 " "Pin HDMI_RGB\[0\]\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[0][7] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[0\]\[7\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[2\] 3.3-V LVTTL D6 " "Pin HDMI_RGB\[1\]\[2\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][2] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[2\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[3\] 3.3-V LVTTL A6 " "Pin HDMI_RGB\[1\]\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][3] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[3\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[4\] 3.3-V LVTTL D5 " "Pin HDMI_RGB\[1\]\[4\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][4] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[4\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[5\] 3.3-V LVTTL E15 " "Pin HDMI_RGB\[1\]\[5\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][5] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[5\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HDMI_RGB\[1\]\[6\] 3.3-V LVTTL E16 " "Pin HDMI_RGB\[1\]\[6\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { HDMI_RGB[1][6] } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_RGB\[1\]\[6\]" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DE 3.3-V LVTTL G15 " "Pin DE uses I/O standard 3.3-V LVTTL at G15" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { DE } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nReset 3.3-V LVTTL J15 " "Pin nReset uses I/O standard 3.3-V LVTTL at J15" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { nReset } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nReset" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_10M 3.3-V LVTTL R8 " "Pin CLK_10M uses I/O standard 3.3-V LVTTL at R8" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { CLK_10M } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_10M" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIXCLK 3.3-V LVTTL F15 " "Pin PIXCLK uses I/O standard 3.3-V LVTTL at F15" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { PIXCLK } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PIXCLK" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VSYNC 3.3-V LVTTL G16 " "Pin VSYNC uses I/O standard 3.3-V LVTTL at G16" {  } { { "f:/quartus19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus19.1/quartus/bin64/pin_planner.ppl" { VSYNC } } } { "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } } { "top.sv" "" { Text "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650334417351 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1650334417351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/output_files/VOXEL.fit.smsg " "Generated suppressed messages file C:/Users/itsan/Documents/1GitRepositories/Voxel/EmbeddedSoftware/real_custom/output_files/VOXEL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650334417634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 135 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5621 " "Peak virtual memory: 5621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650334418617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 22:13:38 2022 " "Processing ended: Mon Apr 18 22:13:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650334418617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650334418617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650334418617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650334418617 ""}
