

================================================================
== Vitis HLS Report for 'edge_detect'
================================================================
* Date:           Wed Nov 19 13:55:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156   |edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174   |edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190  |edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      265|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|    32|    11945|    12280|    0|
|Memory               |     1265|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      464|    -|
|Register             |        -|     -|      362|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     1267|    32|    12307|    13009|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       94|     1|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       31|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                                            |control_r_s_axi                                   |        0|   0|   170|   296|    0|
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|   188|   296|    0|
    |grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156   |edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1   |        0|   4|  5314|  4725|    0|
    |grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174   |edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4   |        0|  24|  5297|  5397|    0|
    |grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190  |edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7  |        0|   0|   340|   758|    0|
    |gmem_m_axi_U                                                 |gmem_m_axi                                        |        2|   0|   636|   788|    0|
    |mul_31ns_32ns_63_1_1_U66                                     |mul_31ns_32ns_63_1_1                              |        0|   4|     0|    20|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        2|  32| 11945| 12280|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |blur_U      |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_1_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_2_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_3_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_4_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_5_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_6_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_7_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |blur_8_U    |blur_RAM_AUTO_1R1W      |       28|  0|   0|    0|   57600|    8|     1|       460800|
    |grad_mag_U  |grad_mag_RAM_AUTO_1R1W  |     1013|  0|   0|    0|  518400|   32|     1|     16588800|
    +------------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total       |                        |     1265|  0|   0|    0| 1036800|  104|    10|     20736000|
    +------------+------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln27_3_fu_238_p2             |         +|   0|  0|  38|          31|           2|
    |add_ln27_4_fu_260_p2             |         +|   0|  0|  39|          32|           3|
    |add_ln27_fu_228_p2               |         +|   0|  0|  39|          32|           2|
    |sub_fu_206_p2                    |         +|   0|  0|  39|          32|           2|
    |ap_block_state8_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp58_fu_254_p2                 |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln27_fu_222_p2              |      icmp|   0|  0|  38|          31|           1|
    |select_ln27_fu_266_p3            |    select|   0|  0|  32|           1|          32|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 265|         191|          44|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  49|          9|    1|          9|
    |blur_1_address0    |  14|          3|   16|         48|
    |blur_1_ce0         |  14|          3|    1|          3|
    |blur_1_we0         |   9|          2|    1|          2|
    |blur_2_address0    |  14|          3|   16|         48|
    |blur_2_ce0         |  14|          3|    1|          3|
    |blur_2_we0         |   9|          2|    1|          2|
    |blur_3_address0    |  14|          3|   16|         48|
    |blur_3_ce0         |  14|          3|    1|          3|
    |blur_3_we0         |   9|          2|    1|          2|
    |blur_4_address0    |  14|          3|   16|         48|
    |blur_4_ce0         |  14|          3|    1|          3|
    |blur_4_we0         |   9|          2|    1|          2|
    |blur_5_address0    |  14|          3|   16|         48|
    |blur_5_ce0         |  14|          3|    1|          3|
    |blur_5_we0         |   9|          2|    1|          2|
    |blur_6_address0    |  14|          3|   16|         48|
    |blur_6_ce0         |  14|          3|    1|          3|
    |blur_6_we0         |   9|          2|    1|          2|
    |blur_7_address0    |  14|          3|   16|         48|
    |blur_7_ce0         |  14|          3|    1|          3|
    |blur_7_we0         |   9|          2|    1|          2|
    |blur_8_address0    |  14|          3|   16|         48|
    |blur_8_ce0         |  14|          3|    1|          3|
    |blur_8_we0         |   9|          2|    1|          2|
    |blur_address0      |  14|          3|   16|         48|
    |blur_ce0           |  14|          3|    1|          3|
    |blur_we0           |   9|          2|    1|          2|
    |gmem_ARVALID       |   9|          2|    1|          2|
    |gmem_AWVALID       |   9|          2|    1|          2|
    |gmem_BREADY        |   9|          2|    1|          2|
    |gmem_RREADY        |   9|          2|    1|          2|
    |gmem_WVALID        |   9|          2|    1|          2|
    |grad_mag_address0  |  14|          3|   19|         57|
    |grad_mag_ce0       |  14|          3|    1|          3|
    |grad_mag_we0       |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 464|         99|  189|        558|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln27_3_reg_313                                                        |  31|   0|   31|          0|
    |add_ln27_reg_306                                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                                                 |   8|   0|    8|          0|
    |grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg   |   1|   0|    1|          0|
    |grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg   |   1|   0|    1|          0|
    |grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |high_thresh_read_reg_282                                                  |  32|   0|   32|          0|
    |icmp_ln27_reg_302                                                         |   1|   0|    1|          0|
    |in_img_read_reg_297                                                       |  64|   0|   64|          0|
    |low_thresh_read_reg_287                                                   |  32|   0|   32|          0|
    |mul_ln27_reg_323                                                          |  63|   0|   63|          0|
    |out_img_read_reg_292                                                      |  64|   0|   64|          0|
    |select_ln27_reg_318                                                       |  32|   0|   32|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 362|   0|  362|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|   edge_detect|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|   edge_detect|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|   edge_detect|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

