
*** Running vivado
    with args -log fpga_basicIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Sep 20 14:04:44 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_basicIO.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 507.570 ; gain = 202.762
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1359.367 ; gain = 447.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/fpga_basicIO.vhd:48]
INFO: [Synth 8-3491] module 'disp7' declared at 'C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/fpga_basicIO.vhd:102]
INFO: [Synth 8-638] synthesizing module 'disp7' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (0#1) [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/disp7.vhd:21]
INFO: [Synth 8-3491] module 'circuito' declared at 'C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/circuito.vhd:9' bound to instance 'inst_circuito' of component 'circuito' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/fpga_basicIO.vhd:115]
INFO: [Synth 8-638] synthesizing module 'circuito' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/circuito.vhd:20]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/control.vhd:9' bound to instance 'inst_control' of component 'control' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/circuito.vhd:47]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/control.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/control.vhd:20]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/datapath.vhd:5' bound to instance 'inst_datapath' of component 'datapath' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/circuito.vhd:61]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/datapath.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/datapath.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'circuito' (0#1) [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/circuito.vhd:20]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/fpga_basicIO.vhd:130]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/debouncer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (0#1) [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/sources_1/imports/cg/fpga_basicIO.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.305 ; gain = 558.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.305 ; gain = 558.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1470.305 ; gain = 558.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1470.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/constrs_1/imports/cg/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/constrs_1/imports/cg/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/psd/Lab1_ group17/Lab1_ group17.srcs/constrs_1/imports/cg/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1572.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1572.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                             0000 |                             0000
                  s_adds |                             0001 |                             0011
                  s_subs |                             0010 |                             0010
                  s_muls |                             0011 |                             0100
                    s_or |                             0100 |                             0101
                   s_sra |                             0101 |                             0110
                 s_load1 |                             0110 |                             0111
                 s_load2 |                             0111 |                             1000
                   s_end |                             1000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst_circuito/inst_datapath/res_mul, operation Mode is: A*B.
DSP Report: operator inst_circuito/inst_datapath/res_mul is absorbed into DSP inst_circuito/inst_datapath/res_mul.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
 Sort Area is  inst_circuito/inst_datapath/res_mul_0 : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    34|
|3     |DSP48E1 |     1|
|4     |LUT1    |     6|
|5     |LUT2    |     5|
|6     |LUT3    |     4|
|7     |LUT4    |    15|
|8     |LUT5    |    36|
|9     |LUT6    |    69|
|10    |FDCE    |    26|
|11    |FDRE    |   150|
|12    |IBUF    |    22|
|13    |OBUF    |    28|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1572.371 ; gain = 558.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1572.371 ; gain = 660.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1572.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1572.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c48d5991
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1572.371 ; gain = 1064.801
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1572.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/psd/Lab1_ group17/Lab1_ group17.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 20 14:05:19 2024...
