






connect_debug_port u_ila_0/probe56 [get_nets [list {peak_index[0]} {peak_index[1]} {peak_index[2]} {peak_index[3]} {peak_index[4]} {peak_index[5]} {peak_index[6]} {peak_index[7]} {peak_index[8]} {peak_index[9]} {peak_index[10]} {peak_index[11]} {peak_index[12]} {peak_index[13]} {peak_index[14]} {peak_index[15]} {peak_index[16]} {peak_index[17]} {peak_index[18]} {peak_index[19]} {peak_index[20]} {peak_index[21]} {peak_index[22]} {peak_index[23]} {peak_index[24]} {peak_index[25]} {peak_index[26]} {peak_index[27]} {peak_index[28]} {peak_index[29]} {peak_index[30]} {peak_index[31]}]]
connect_debug_port u_ila_0/probe57 [get_nets [list {peak[0]} {peak[1]} {peak[2]} {peak[3]} {peak[4]} {peak[5]} {peak[6]} {peak[7]} {peak[8]} {peak[9]} {peak[10]} {peak[11]} {peak[12]} {peak[13]} {peak[14]} {peak[15]} {peak[16]}]]
connect_debug_port u_ila_0/probe58 [get_nets [list {integral[0]} {integral[1]} {integral[2]} {integral[3]} {integral[4]} {integral[5]} {integral[6]} {integral[7]} {integral[8]} {integral[9]} {integral[10]} {integral[11]} {integral[12]} {integral[13]} {integral[14]} {integral[15]} {integral[16]} {integral[17]} {integral[18]} {integral[19]} {integral[20]} {integral[21]} {integral[22]} {integral[23]} {integral[24]} {integral[25]} {integral[26]} {integral[27]} {integral[28]} {integral[29]} {integral[30]} {integral[31]}]]
connect_debug_port u_ila_0/probe59 [get_nets [list {fwhm[0]} {fwhm[1]} {fwhm[2]} {fwhm[3]} {fwhm[4]} {fwhm[5]} {fwhm[6]} {fwhm[7]} {fwhm[8]} {fwhm[9]} {fwhm[10]} {fwhm[11]} {fwhm[12]} {fwhm[13]} {fwhm[14]} {fwhm[15]}]]
connect_debug_port u_ila_0/probe60 [get_nets [list {beam_adc_delay_dbg[0]} {beam_adc_delay_dbg[1]} {beam_adc_delay_dbg[2]} {beam_adc_delay_dbg[3]} {beam_adc_delay_dbg[4]} {beam_adc_delay_dbg[5]} {beam_adc_delay_dbg[6]} {beam_adc_delay_dbg[7]} {beam_adc_delay_dbg[8]} {beam_adc_delay_dbg[9]} {beam_adc_delay_dbg[10]} {beam_adc_delay_dbg[11]} {beam_adc_delay_dbg[12]} {beam_adc_delay_dbg[13]} {beam_adc_delay_dbg[14]} {beam_adc_delay_dbg[15]} {beam_adc_delay_dbg[16]} {beam_adc_delay_dbg[17]} {beam_adc_delay_dbg[18]} {beam_adc_delay_dbg[19]} {beam_adc_delay_dbg[20]} {beam_adc_delay_dbg[21]} {beam_adc_delay_dbg[22]} {beam_adc_delay_dbg[23]} {beam_adc_delay_dbg[24]} {beam_adc_delay_dbg[25]} {beam_adc_delay_dbg[26]} {beam_adc_delay_dbg[27]} {beam_adc_delay_dbg[28]} {beam_adc_delay_dbg[29]} {beam_adc_delay_dbg[30]} {beam_adc_delay_dbg[31]}]]
connect_debug_port u_ila_0/probe61 [get_nets [list {baseline[0]} {baseline[1]} {baseline[2]} {baseline[3]} {baseline[4]} {baseline[5]} {baseline[6]} {baseline[7]} {baseline[8]} {baseline[9]} {baseline[10]} {baseline[11]} {baseline[12]} {baseline[13]} {baseline[14]} {baseline[15]}]]
connect_debug_port u_ila_0/probe73 [get_nets [list fp_trig_dly_out]]


connect_debug_port u_ila_0/clk [get_nets [list adc/adc_clk]]
connect_debug_port u_ila_0/probe56 [get_nets [list {peak_index[0]} {peak_index[1]} {peak_index[2]} {peak_index[3]} {peak_index[4]} {peak_index[5]} {peak_index[6]} {peak_index[7]} {peak_index[8]} {peak_index[9]} {peak_index[10]} {peak_index[11]} {peak_index[12]} {peak_index[13]} {peak_index[14]} {peak_index[15]} {peak_index[16]} {peak_index[17]} {peak_index[18]} {peak_index[19]} {peak_index[20]} {peak_index[21]} {peak_index[22]} {peak_index[23]} {peak_index[24]} {peak_index[25]} {peak_index[26]} {peak_index[27]} {peak_index[28]} {peak_index[29]} {peak_index[30]} {peak_index[31]}]]
connect_debug_port u_ila_0/probe57 [get_nets [list {peak[0]} {peak[1]} {peak[2]} {peak[3]} {peak[4]} {peak[5]} {peak[6]} {peak[7]} {peak[8]} {peak[9]} {peak[10]} {peak[11]} {peak[12]} {peak[13]} {peak[14]} {peak[15]} {peak[16]}]]
connect_debug_port u_ila_0/probe58 [get_nets [list {integral[0]} {integral[1]} {integral[2]} {integral[3]} {integral[4]} {integral[5]} {integral[6]} {integral[7]} {integral[8]} {integral[9]} {integral[10]} {integral[11]} {integral[12]} {integral[13]} {integral[14]} {integral[15]} {integral[16]} {integral[17]} {integral[18]} {integral[19]} {integral[20]} {integral[21]} {integral[22]} {integral[23]} {integral[24]} {integral[25]} {integral[26]} {integral[27]} {integral[28]} {integral[29]} {integral[30]} {integral[31]}]]
connect_debug_port u_ila_0/probe59 [get_nets [list {fwhm[0]} {fwhm[1]} {fwhm[2]} {fwhm[3]} {fwhm[4]} {fwhm[5]} {fwhm[6]} {fwhm[7]} {fwhm[8]} {fwhm[9]} {fwhm[10]} {fwhm[11]} {fwhm[12]} {fwhm[13]} {fwhm[14]} {fwhm[15]}]]
connect_debug_port u_ila_0/probe64 [get_nets [list {baseline[0]} {baseline[1]} {baseline[2]} {baseline[3]} {baseline[4]} {baseline[5]} {baseline[6]} {baseline[7]} {baseline[8]} {baseline[9]} {baseline[10]} {baseline[11]} {baseline[12]} {baseline[13]} {baseline[14]} {baseline[15]}]]
connect_debug_port u_ila_0/probe65 [get_nets [list {beam_adc_delay_dbg[0]} {beam_adc_delay_dbg[1]} {beam_adc_delay_dbg[2]} {beam_adc_delay_dbg[3]} {beam_adc_delay_dbg[4]} {beam_adc_delay_dbg[5]} {beam_adc_delay_dbg[6]} {beam_adc_delay_dbg[7]} {beam_adc_delay_dbg[8]} {beam_adc_delay_dbg[9]} {beam_adc_delay_dbg[10]} {beam_adc_delay_dbg[11]} {beam_adc_delay_dbg[12]} {beam_adc_delay_dbg[13]} {beam_adc_delay_dbg[14]} {beam_adc_delay_dbg[15]} {beam_adc_delay_dbg[16]} {beam_adc_delay_dbg[17]} {beam_adc_delay_dbg[18]} {beam_adc_delay_dbg[19]} {beam_adc_delay_dbg[20]} {beam_adc_delay_dbg[21]} {beam_adc_delay_dbg[22]} {beam_adc_delay_dbg[23]} {beam_adc_delay_dbg[24]} {beam_adc_delay_dbg[25]} {beam_adc_delay_dbg[26]} {beam_adc_delay_dbg[27]} {beam_adc_delay_dbg[28]} {beam_adc_delay_dbg[29]} {beam_adc_delay_dbg[30]} {beam_adc_delay_dbg[31]}]]
connect_debug_port u_ila_0/probe73 [get_nets [list fp_trig_dly_out]]

connect_debug_port u_ila_0/probe23 [get_nets [list {send_results/count[0]} {send_results/count[1]} {send_results/count[2]} {send_results/count[3]} {send_results/count[4]} {send_results/count[5]} {send_results/count[6]} {send_results/count[7]} {send_results/count[8]} {send_results/count[9]} {send_results/count[10]} {send_results/count[11]} {send_results/count[12]} {send_results/count[13]} {send_results/count[14]} {send_results/count[15]} {send_results/count[16]} {send_results/count[17]} {send_results/count[18]} {send_results/count[19]} {send_results/count[20]} {send_results/count[21]} {send_results/count[22]} {send_results/count[23]} {send_results/count[24]} {send_results/count[25]} {send_results/count[26]} {send_results/count[27]} {send_results/count[28]} {send_results/count[29]} {send_results/count[30]} {send_results/count[31]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {send_results/present_state[0]} {send_results/present_state[1]} {send_results/present_state[2]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {send_results/tx_data[0]} {send_results/tx_data[1]} {send_results/tx_data[2]} {send_results/tx_data[3]} {send_results/tx_data[4]} {send_results/tx_data[5]} {send_results/tx_data[6]} {send_results/tx_data[7]} {send_results/tx_data[8]} {send_results/tx_data[9]} {send_results/tx_data[10]} {send_results/tx_data[11]} {send_results/tx_data[12]} {send_results/tx_data[13]} {send_results/tx_data[14]} {send_results/tx_data[15]} {send_results/tx_data[16]} {send_results/tx_data[17]} {send_results/tx_data[18]} {send_results/tx_data[19]} {send_results/tx_data[20]} {send_results/tx_data[21]} {send_results/tx_data[22]} {send_results/tx_data[23]} {send_results/tx_data[24]} {send_results/tx_data[25]} {send_results/tx_data[26]} {send_results/tx_data[27]} {send_results/tx_data[28]} {send_results/tx_data[29]} {send_results/tx_data[30]} {send_results/tx_data[31]}]]
connect_debug_port u_ila_0/probe69 [get_nets [list send_results/start]]
connect_debug_port u_ila_0/probe71 [get_nets [list send_results/tx_data_enb]]





create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list {dbg_OBUF_BUFG[0]}]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {eeprom/eeprom_params[tp1_base_high_limit][0]} {eeprom/eeprom_params[tp1_base_high_limit][1]} {eeprom/eeprom_params[tp1_base_high_limit][2]} {eeprom/eeprom_params[tp1_base_high_limit][3]} {eeprom/eeprom_params[tp1_base_high_limit][4]} {eeprom/eeprom_params[tp1_base_high_limit][5]} {eeprom/eeprom_params[tp1_base_high_limit][6]} {eeprom/eeprom_params[tp1_base_high_limit][7]} {eeprom/eeprom_params[tp1_base_high_limit][8]} {eeprom/eeprom_params[tp1_base_high_limit][9]} {eeprom/eeprom_params[tp1_base_high_limit][10]} {eeprom/eeprom_params[tp1_base_high_limit][11]} {eeprom/eeprom_params[tp1_base_high_limit][12]} {eeprom/eeprom_params[tp1_base_high_limit][13]} {eeprom/eeprom_params[tp1_base_high_limit][14]} {eeprom/eeprom_params[tp1_base_high_limit][15]} {eeprom/eeprom_params[tp1_base_high_limit][16]} {eeprom/eeprom_params[tp1_base_high_limit][17]} {eeprom/eeprom_params[tp1_base_high_limit][18]} {eeprom/eeprom_params[tp1_base_high_limit][19]} {eeprom/eeprom_params[tp1_base_high_limit][20]} {eeprom/eeprom_params[tp1_base_high_limit][21]} {eeprom/eeprom_params[tp1_base_high_limit][22]} {eeprom/eeprom_params[tp1_base_high_limit][23]} {eeprom/eeprom_params[tp1_base_high_limit][24]} {eeprom/eeprom_params[tp1_base_high_limit][25]} {eeprom/eeprom_params[tp1_base_high_limit][26]} {eeprom/eeprom_params[tp1_base_high_limit][27]} {eeprom/eeprom_params[tp1_base_high_limit][28]} {eeprom/eeprom_params[tp1_base_high_limit][29]} {eeprom/eeprom_params[tp1_base_high_limit][30]} {eeprom/eeprom_params[tp1_base_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {eeprom/eeprom_params[tp1_int_high_limit][0]} {eeprom/eeprom_params[tp1_int_high_limit][1]} {eeprom/eeprom_params[tp1_int_high_limit][2]} {eeprom/eeprom_params[tp1_int_high_limit][3]} {eeprom/eeprom_params[tp1_int_high_limit][4]} {eeprom/eeprom_params[tp1_int_high_limit][5]} {eeprom/eeprom_params[tp1_int_high_limit][6]} {eeprom/eeprom_params[tp1_int_high_limit][7]} {eeprom/eeprom_params[tp1_int_high_limit][8]} {eeprom/eeprom_params[tp1_int_high_limit][9]} {eeprom/eeprom_params[tp1_int_high_limit][10]} {eeprom/eeprom_params[tp1_int_high_limit][11]} {eeprom/eeprom_params[tp1_int_high_limit][12]} {eeprom/eeprom_params[tp1_int_high_limit][13]} {eeprom/eeprom_params[tp1_int_high_limit][14]} {eeprom/eeprom_params[tp1_int_high_limit][15]} {eeprom/eeprom_params[tp1_int_high_limit][16]} {eeprom/eeprom_params[tp1_int_high_limit][17]} {eeprom/eeprom_params[tp1_int_high_limit][18]} {eeprom/eeprom_params[tp1_int_high_limit][19]} {eeprom/eeprom_params[tp1_int_high_limit][20]} {eeprom/eeprom_params[tp1_int_high_limit][21]} {eeprom/eeprom_params[tp1_int_high_limit][22]} {eeprom/eeprom_params[tp1_int_high_limit][23]} {eeprom/eeprom_params[tp1_int_high_limit][24]} {eeprom/eeprom_params[tp1_int_high_limit][25]} {eeprom/eeprom_params[tp1_int_high_limit][26]} {eeprom/eeprom_params[tp1_int_high_limit][27]} {eeprom/eeprom_params[tp1_int_high_limit][28]} {eeprom/eeprom_params[tp1_int_high_limit][29]} {eeprom/eeprom_params[tp1_int_high_limit][30]} {eeprom/eeprom_params[tp1_int_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {eeprom/eeprom_params[tp1_fwhm_high_limit][0]} {eeprom/eeprom_params[tp1_fwhm_high_limit][1]} {eeprom/eeprom_params[tp1_fwhm_high_limit][2]} {eeprom/eeprom_params[tp1_fwhm_high_limit][3]} {eeprom/eeprom_params[tp1_fwhm_high_limit][4]} {eeprom/eeprom_params[tp1_fwhm_high_limit][5]} {eeprom/eeprom_params[tp1_fwhm_high_limit][6]} {eeprom/eeprom_params[tp1_fwhm_high_limit][7]} {eeprom/eeprom_params[tp1_fwhm_high_limit][8]} {eeprom/eeprom_params[tp1_fwhm_high_limit][9]} {eeprom/eeprom_params[tp1_fwhm_high_limit][10]} {eeprom/eeprom_params[tp1_fwhm_high_limit][11]} {eeprom/eeprom_params[tp1_fwhm_high_limit][12]} {eeprom/eeprom_params[tp1_fwhm_high_limit][13]} {eeprom/eeprom_params[tp1_fwhm_high_limit][14]} {eeprom/eeprom_params[tp1_fwhm_high_limit][15]} {eeprom/eeprom_params[tp1_fwhm_high_limit][16]} {eeprom/eeprom_params[tp1_fwhm_high_limit][17]} {eeprom/eeprom_params[tp1_fwhm_high_limit][18]} {eeprom/eeprom_params[tp1_fwhm_high_limit][19]} {eeprom/eeprom_params[tp1_fwhm_high_limit][20]} {eeprom/eeprom_params[tp1_fwhm_high_limit][21]} {eeprom/eeprom_params[tp1_fwhm_high_limit][22]} {eeprom/eeprom_params[tp1_fwhm_high_limit][23]} {eeprom/eeprom_params[tp1_fwhm_high_limit][24]} {eeprom/eeprom_params[tp1_fwhm_high_limit][25]} {eeprom/eeprom_params[tp1_fwhm_high_limit][26]} {eeprom/eeprom_params[tp1_fwhm_high_limit][27]} {eeprom/eeprom_params[tp1_fwhm_high_limit][28]} {eeprom/eeprom_params[tp1_fwhm_high_limit][29]} {eeprom/eeprom_params[tp1_fwhm_high_limit][30]} {eeprom/eeprom_params[tp1_fwhm_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {eeprom/eeprom_params[tp1_fwhm_low_limit][0]} {eeprom/eeprom_params[tp1_fwhm_low_limit][1]} {eeprom/eeprom_params[tp1_fwhm_low_limit][2]} {eeprom/eeprom_params[tp1_fwhm_low_limit][3]} {eeprom/eeprom_params[tp1_fwhm_low_limit][4]} {eeprom/eeprom_params[tp1_fwhm_low_limit][5]} {eeprom/eeprom_params[tp1_fwhm_low_limit][6]} {eeprom/eeprom_params[tp1_fwhm_low_limit][7]} {eeprom/eeprom_params[tp1_fwhm_low_limit][8]} {eeprom/eeprom_params[tp1_fwhm_low_limit][9]} {eeprom/eeprom_params[tp1_fwhm_low_limit][10]} {eeprom/eeprom_params[tp1_fwhm_low_limit][11]} {eeprom/eeprom_params[tp1_fwhm_low_limit][12]} {eeprom/eeprom_params[tp1_fwhm_low_limit][13]} {eeprom/eeprom_params[tp1_fwhm_low_limit][14]} {eeprom/eeprom_params[tp1_fwhm_low_limit][15]} {eeprom/eeprom_params[tp1_fwhm_low_limit][16]} {eeprom/eeprom_params[tp1_fwhm_low_limit][17]} {eeprom/eeprom_params[tp1_fwhm_low_limit][18]} {eeprom/eeprom_params[tp1_fwhm_low_limit][19]} {eeprom/eeprom_params[tp1_fwhm_low_limit][20]} {eeprom/eeprom_params[tp1_fwhm_low_limit][21]} {eeprom/eeprom_params[tp1_fwhm_low_limit][22]} {eeprom/eeprom_params[tp1_fwhm_low_limit][23]} {eeprom/eeprom_params[tp1_fwhm_low_limit][24]} {eeprom/eeprom_params[tp1_fwhm_low_limit][25]} {eeprom/eeprom_params[tp1_fwhm_low_limit][26]} {eeprom/eeprom_params[tp1_fwhm_low_limit][27]} {eeprom/eeprom_params[tp1_fwhm_low_limit][28]} {eeprom/eeprom_params[tp1_fwhm_low_limit][29]} {eeprom/eeprom_params[tp1_fwhm_low_limit][30]} {eeprom/eeprom_params[tp1_fwhm_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {eeprom/eeprom_params[tp1_base_low_limit][0]} {eeprom/eeprom_params[tp1_base_low_limit][1]} {eeprom/eeprom_params[tp1_base_low_limit][2]} {eeprom/eeprom_params[tp1_base_low_limit][3]} {eeprom/eeprom_params[tp1_base_low_limit][4]} {eeprom/eeprom_params[tp1_base_low_limit][5]} {eeprom/eeprom_params[tp1_base_low_limit][6]} {eeprom/eeprom_params[tp1_base_low_limit][7]} {eeprom/eeprom_params[tp1_base_low_limit][8]} {eeprom/eeprom_params[tp1_base_low_limit][9]} {eeprom/eeprom_params[tp1_base_low_limit][10]} {eeprom/eeprom_params[tp1_base_low_limit][11]} {eeprom/eeprom_params[tp1_base_low_limit][12]} {eeprom/eeprom_params[tp1_base_low_limit][13]} {eeprom/eeprom_params[tp1_base_low_limit][14]} {eeprom/eeprom_params[tp1_base_low_limit][15]} {eeprom/eeprom_params[tp1_base_low_limit][16]} {eeprom/eeprom_params[tp1_base_low_limit][17]} {eeprom/eeprom_params[tp1_base_low_limit][18]} {eeprom/eeprom_params[tp1_base_low_limit][19]} {eeprom/eeprom_params[tp1_base_low_limit][20]} {eeprom/eeprom_params[tp1_base_low_limit][21]} {eeprom/eeprom_params[tp1_base_low_limit][22]} {eeprom/eeprom_params[tp1_base_low_limit][23]} {eeprom/eeprom_params[tp1_base_low_limit][24]} {eeprom/eeprom_params[tp1_base_low_limit][25]} {eeprom/eeprom_params[tp1_base_low_limit][26]} {eeprom/eeprom_params[tp1_base_low_limit][27]} {eeprom/eeprom_params[tp1_base_low_limit][28]} {eeprom/eeprom_params[tp1_base_low_limit][29]} {eeprom/eeprom_params[tp1_base_low_limit][30]} {eeprom/eeprom_params[tp1_base_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {eeprom/eeprom_params[tp1_pulse_delay][0]} {eeprom/eeprom_params[tp1_pulse_delay][1]} {eeprom/eeprom_params[tp1_pulse_delay][2]} {eeprom/eeprom_params[tp1_pulse_delay][3]} {eeprom/eeprom_params[tp1_pulse_delay][4]} {eeprom/eeprom_params[tp1_pulse_delay][5]} {eeprom/eeprom_params[tp1_pulse_delay][6]} {eeprom/eeprom_params[tp1_pulse_delay][7]} {eeprom/eeprom_params[tp1_pulse_delay][8]} {eeprom/eeprom_params[tp1_pulse_delay][9]} {eeprom/eeprom_params[tp1_pulse_delay][10]} {eeprom/eeprom_params[tp1_pulse_delay][11]} {eeprom/eeprom_params[tp1_pulse_delay][12]} {eeprom/eeprom_params[tp1_pulse_delay][13]} {eeprom/eeprom_params[tp1_pulse_delay][14]} {eeprom/eeprom_params[tp1_pulse_delay][15]} {eeprom/eeprom_params[tp1_pulse_delay][16]} {eeprom/eeprom_params[tp1_pulse_delay][17]} {eeprom/eeprom_params[tp1_pulse_delay][18]} {eeprom/eeprom_params[tp1_pulse_delay][19]} {eeprom/eeprom_params[tp1_pulse_delay][20]} {eeprom/eeprom_params[tp1_pulse_delay][21]} {eeprom/eeprom_params[tp1_pulse_delay][22]} {eeprom/eeprom_params[tp1_pulse_delay][23]} {eeprom/eeprom_params[tp1_pulse_delay][24]} {eeprom/eeprom_params[tp1_pulse_delay][25]} {eeprom/eeprom_params[tp1_pulse_delay][26]} {eeprom/eeprom_params[tp1_pulse_delay][27]} {eeprom/eeprom_params[tp1_pulse_delay][28]} {eeprom/eeprom_params[tp1_pulse_delay][29]} {eeprom/eeprom_params[tp1_pulse_delay][30]} {eeprom/eeprom_params[tp1_pulse_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {eeprom/opcode[0]} {eeprom/opcode[1]} {eeprom/opcode[2]} {eeprom/opcode[3]} {eeprom/opcode[4]} {eeprom/opcode[5]} {eeprom/opcode[6]} {eeprom/opcode[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {eeprom/eeprom_params[crc32_calc][0]} {eeprom/eeprom_params[crc32_calc][1]} {eeprom/eeprom_params[crc32_calc][2]} {eeprom/eeprom_params[crc32_calc][3]} {eeprom/eeprom_params[crc32_calc][4]} {eeprom/eeprom_params[crc32_calc][5]} {eeprom/eeprom_params[crc32_calc][6]} {eeprom/eeprom_params[crc32_calc][7]} {eeprom/eeprom_params[crc32_calc][8]} {eeprom/eeprom_params[crc32_calc][9]} {eeprom/eeprom_params[crc32_calc][10]} {eeprom/eeprom_params[crc32_calc][11]} {eeprom/eeprom_params[crc32_calc][12]} {eeprom/eeprom_params[crc32_calc][13]} {eeprom/eeprom_params[crc32_calc][14]} {eeprom/eeprom_params[crc32_calc][15]} {eeprom/eeprom_params[crc32_calc][16]} {eeprom/eeprom_params[crc32_calc][17]} {eeprom/eeprom_params[crc32_calc][18]} {eeprom/eeprom_params[crc32_calc][19]} {eeprom/eeprom_params[crc32_calc][20]} {eeprom/eeprom_params[crc32_calc][21]} {eeprom/eeprom_params[crc32_calc][22]} {eeprom/eeprom_params[crc32_calc][23]} {eeprom/eeprom_params[crc32_calc][24]} {eeprom/eeprom_params[crc32_calc][25]} {eeprom/eeprom_params[crc32_calc][26]} {eeprom/eeprom_params[crc32_calc][27]} {eeprom/eeprom_params[crc32_calc][28]} {eeprom/eeprom_params[crc32_calc][29]} {eeprom/eeprom_params[crc32_calc][30]} {eeprom/eeprom_params[crc32_calc][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {eeprom/eeprom_params[baseline_low_limit][0]} {eeprom/eeprom_params[baseline_low_limit][1]} {eeprom/eeprom_params[baseline_low_limit][2]} {eeprom/eeprom_params[baseline_low_limit][3]} {eeprom/eeprom_params[baseline_low_limit][4]} {eeprom/eeprom_params[baseline_low_limit][5]} {eeprom/eeprom_params[baseline_low_limit][6]} {eeprom/eeprom_params[baseline_low_limit][7]} {eeprom/eeprom_params[baseline_low_limit][8]} {eeprom/eeprom_params[baseline_low_limit][9]} {eeprom/eeprom_params[baseline_low_limit][10]} {eeprom/eeprom_params[baseline_low_limit][11]} {eeprom/eeprom_params[baseline_low_limit][12]} {eeprom/eeprom_params[baseline_low_limit][13]} {eeprom/eeprom_params[baseline_low_limit][14]} {eeprom/eeprom_params[baseline_low_limit][15]} {eeprom/eeprom_params[baseline_low_limit][16]} {eeprom/eeprom_params[baseline_low_limit][17]} {eeprom/eeprom_params[baseline_low_limit][18]} {eeprom/eeprom_params[baseline_low_limit][19]} {eeprom/eeprom_params[baseline_low_limit][20]} {eeprom/eeprom_params[baseline_low_limit][21]} {eeprom/eeprom_params[baseline_low_limit][22]} {eeprom/eeprom_params[baseline_low_limit][23]} {eeprom/eeprom_params[baseline_low_limit][24]} {eeprom/eeprom_params[baseline_low_limit][25]} {eeprom/eeprom_params[baseline_low_limit][26]} {eeprom/eeprom_params[baseline_low_limit][27]} {eeprom/eeprom_params[baseline_low_limit][28]} {eeprom/eeprom_params[baseline_low_limit][29]} {eeprom/eeprom_params[baseline_low_limit][30]} {eeprom/eeprom_params[baseline_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {eeprom/eeprom_params[beamhigh_limit][0]} {eeprom/eeprom_params[beamhigh_limit][1]} {eeprom/eeprom_params[beamhigh_limit][2]} {eeprom/eeprom_params[beamhigh_limit][3]} {eeprom/eeprom_params[beamhigh_limit][4]} {eeprom/eeprom_params[beamhigh_limit][5]} {eeprom/eeprom_params[beamhigh_limit][6]} {eeprom/eeprom_params[beamhigh_limit][7]} {eeprom/eeprom_params[beamhigh_limit][8]} {eeprom/eeprom_params[beamhigh_limit][9]} {eeprom/eeprom_params[beamhigh_limit][10]} {eeprom/eeprom_params[beamhigh_limit][11]} {eeprom/eeprom_params[beamhigh_limit][12]} {eeprom/eeprom_params[beamhigh_limit][13]} {eeprom/eeprom_params[beamhigh_limit][14]} {eeprom/eeprom_params[beamhigh_limit][15]} {eeprom/eeprom_params[beamhigh_limit][16]} {eeprom/eeprom_params[beamhigh_limit][17]} {eeprom/eeprom_params[beamhigh_limit][18]} {eeprom/eeprom_params[beamhigh_limit][19]} {eeprom/eeprom_params[beamhigh_limit][20]} {eeprom/eeprom_params[beamhigh_limit][21]} {eeprom/eeprom_params[beamhigh_limit][22]} {eeprom/eeprom_params[beamhigh_limit][23]} {eeprom/eeprom_params[beamhigh_limit][24]} {eeprom/eeprom_params[beamhigh_limit][25]} {eeprom/eeprom_params[beamhigh_limit][26]} {eeprom/eeprom_params[beamhigh_limit][27]} {eeprom/eeprom_params[beamhigh_limit][28]} {eeprom/eeprom_params[beamhigh_limit][29]} {eeprom/eeprom_params[beamhigh_limit][30]} {eeprom/eeprom_params[beamhigh_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {eeprom/eeprom_params[baseline_high_limit][0]} {eeprom/eeprom_params[baseline_high_limit][1]} {eeprom/eeprom_params[baseline_high_limit][2]} {eeprom/eeprom_params[baseline_high_limit][3]} {eeprom/eeprom_params[baseline_high_limit][4]} {eeprom/eeprom_params[baseline_high_limit][5]} {eeprom/eeprom_params[baseline_high_limit][6]} {eeprom/eeprom_params[baseline_high_limit][7]} {eeprom/eeprom_params[baseline_high_limit][8]} {eeprom/eeprom_params[baseline_high_limit][9]} {eeprom/eeprom_params[baseline_high_limit][10]} {eeprom/eeprom_params[baseline_high_limit][11]} {eeprom/eeprom_params[baseline_high_limit][12]} {eeprom/eeprom_params[baseline_high_limit][13]} {eeprom/eeprom_params[baseline_high_limit][14]} {eeprom/eeprom_params[baseline_high_limit][15]} {eeprom/eeprom_params[baseline_high_limit][16]} {eeprom/eeprom_params[baseline_high_limit][17]} {eeprom/eeprom_params[baseline_high_limit][18]} {eeprom/eeprom_params[baseline_high_limit][19]} {eeprom/eeprom_params[baseline_high_limit][20]} {eeprom/eeprom_params[baseline_high_limit][21]} {eeprom/eeprom_params[baseline_high_limit][22]} {eeprom/eeprom_params[baseline_high_limit][23]} {eeprom/eeprom_params[baseline_high_limit][24]} {eeprom/eeprom_params[baseline_high_limit][25]} {eeprom/eeprom_params[baseline_high_limit][26]} {eeprom/eeprom_params[baseline_high_limit][27]} {eeprom/eeprom_params[baseline_high_limit][28]} {eeprom/eeprom_params[baseline_high_limit][29]} {eeprom/eeprom_params[baseline_high_limit][30]} {eeprom/eeprom_params[baseline_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {eeprom/rddata[0]} {eeprom/rddata[1]} {eeprom/rddata[2]} {eeprom/rddata[3]} {eeprom/rddata[4]} {eeprom/rddata[5]} {eeprom/rddata[6]} {eeprom/rddata[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {eeprom/eeprom_params[tp2_fwhm_low_limit][0]} {eeprom/eeprom_params[tp2_fwhm_low_limit][1]} {eeprom/eeprom_params[tp2_fwhm_low_limit][2]} {eeprom/eeprom_params[tp2_fwhm_low_limit][3]} {eeprom/eeprom_params[tp2_fwhm_low_limit][4]} {eeprom/eeprom_params[tp2_fwhm_low_limit][5]} {eeprom/eeprom_params[tp2_fwhm_low_limit][6]} {eeprom/eeprom_params[tp2_fwhm_low_limit][7]} {eeprom/eeprom_params[tp2_fwhm_low_limit][8]} {eeprom/eeprom_params[tp2_fwhm_low_limit][9]} {eeprom/eeprom_params[tp2_fwhm_low_limit][10]} {eeprom/eeprom_params[tp2_fwhm_low_limit][11]} {eeprom/eeprom_params[tp2_fwhm_low_limit][12]} {eeprom/eeprom_params[tp2_fwhm_low_limit][13]} {eeprom/eeprom_params[tp2_fwhm_low_limit][14]} {eeprom/eeprom_params[tp2_fwhm_low_limit][15]} {eeprom/eeprom_params[tp2_fwhm_low_limit][16]} {eeprom/eeprom_params[tp2_fwhm_low_limit][17]} {eeprom/eeprom_params[tp2_fwhm_low_limit][18]} {eeprom/eeprom_params[tp2_fwhm_low_limit][19]} {eeprom/eeprom_params[tp2_fwhm_low_limit][20]} {eeprom/eeprom_params[tp2_fwhm_low_limit][21]} {eeprom/eeprom_params[tp2_fwhm_low_limit][22]} {eeprom/eeprom_params[tp2_fwhm_low_limit][23]} {eeprom/eeprom_params[tp2_fwhm_low_limit][24]} {eeprom/eeprom_params[tp2_fwhm_low_limit][25]} {eeprom/eeprom_params[tp2_fwhm_low_limit][26]} {eeprom/eeprom_params[tp2_fwhm_low_limit][27]} {eeprom/eeprom_params[tp2_fwhm_low_limit][28]} {eeprom/eeprom_params[tp2_fwhm_low_limit][29]} {eeprom/eeprom_params[tp2_fwhm_low_limit][30]} {eeprom/eeprom_params[tp2_fwhm_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {eeprom/eeprom_params[tp1_pulse_width][0]} {eeprom/eeprom_params[tp1_pulse_width][1]} {eeprom/eeprom_params[tp1_pulse_width][2]} {eeprom/eeprom_params[tp1_pulse_width][3]} {eeprom/eeprom_params[tp1_pulse_width][4]} {eeprom/eeprom_params[tp1_pulse_width][5]} {eeprom/eeprom_params[tp1_pulse_width][6]} {eeprom/eeprom_params[tp1_pulse_width][7]} {eeprom/eeprom_params[tp1_pulse_width][8]} {eeprom/eeprom_params[tp1_pulse_width][9]} {eeprom/eeprom_params[tp1_pulse_width][10]} {eeprom/eeprom_params[tp1_pulse_width][11]} {eeprom/eeprom_params[tp1_pulse_width][12]} {eeprom/eeprom_params[tp1_pulse_width][13]} {eeprom/eeprom_params[tp1_pulse_width][14]} {eeprom/eeprom_params[tp1_pulse_width][15]} {eeprom/eeprom_params[tp1_pulse_width][16]} {eeprom/eeprom_params[tp1_pulse_width][17]} {eeprom/eeprom_params[tp1_pulse_width][18]} {eeprom/eeprom_params[tp1_pulse_width][19]} {eeprom/eeprom_params[tp1_pulse_width][20]} {eeprom/eeprom_params[tp1_pulse_width][21]} {eeprom/eeprom_params[tp1_pulse_width][22]} {eeprom/eeprom_params[tp1_pulse_width][23]} {eeprom/eeprom_params[tp1_pulse_width][24]} {eeprom/eeprom_params[tp1_pulse_width][25]} {eeprom/eeprom_params[tp1_pulse_width][26]} {eeprom/eeprom_params[tp1_pulse_width][27]} {eeprom/eeprom_params[tp1_pulse_width][28]} {eeprom/eeprom_params[tp1_pulse_width][29]} {eeprom/eeprom_params[tp1_pulse_width][30]} {eeprom/eeprom_params[tp1_pulse_width][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {eeprom/eeprom_params[tp2_fwhm_high_limit][0]} {eeprom/eeprom_params[tp2_fwhm_high_limit][1]} {eeprom/eeprom_params[tp2_fwhm_high_limit][2]} {eeprom/eeprom_params[tp2_fwhm_high_limit][3]} {eeprom/eeprom_params[tp2_fwhm_high_limit][4]} {eeprom/eeprom_params[tp2_fwhm_high_limit][5]} {eeprom/eeprom_params[tp2_fwhm_high_limit][6]} {eeprom/eeprom_params[tp2_fwhm_high_limit][7]} {eeprom/eeprom_params[tp2_fwhm_high_limit][8]} {eeprom/eeprom_params[tp2_fwhm_high_limit][9]} {eeprom/eeprom_params[tp2_fwhm_high_limit][10]} {eeprom/eeprom_params[tp2_fwhm_high_limit][11]} {eeprom/eeprom_params[tp2_fwhm_high_limit][12]} {eeprom/eeprom_params[tp2_fwhm_high_limit][13]} {eeprom/eeprom_params[tp2_fwhm_high_limit][14]} {eeprom/eeprom_params[tp2_fwhm_high_limit][15]} {eeprom/eeprom_params[tp2_fwhm_high_limit][16]} {eeprom/eeprom_params[tp2_fwhm_high_limit][17]} {eeprom/eeprom_params[tp2_fwhm_high_limit][18]} {eeprom/eeprom_params[tp2_fwhm_high_limit][19]} {eeprom/eeprom_params[tp2_fwhm_high_limit][20]} {eeprom/eeprom_params[tp2_fwhm_high_limit][21]} {eeprom/eeprom_params[tp2_fwhm_high_limit][22]} {eeprom/eeprom_params[tp2_fwhm_high_limit][23]} {eeprom/eeprom_params[tp2_fwhm_high_limit][24]} {eeprom/eeprom_params[tp2_fwhm_high_limit][25]} {eeprom/eeprom_params[tp2_fwhm_high_limit][26]} {eeprom/eeprom_params[tp2_fwhm_high_limit][27]} {eeprom/eeprom_params[tp2_fwhm_high_limit][28]} {eeprom/eeprom_params[tp2_fwhm_high_limit][29]} {eeprom/eeprom_params[tp2_fwhm_high_limit][30]} {eeprom/eeprom_params[tp2_fwhm_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {eeprom/eeprom_params[tp2_base_low_limit][0]} {eeprom/eeprom_params[tp2_base_low_limit][1]} {eeprom/eeprom_params[tp2_base_low_limit][2]} {eeprom/eeprom_params[tp2_base_low_limit][3]} {eeprom/eeprom_params[tp2_base_low_limit][4]} {eeprom/eeprom_params[tp2_base_low_limit][5]} {eeprom/eeprom_params[tp2_base_low_limit][6]} {eeprom/eeprom_params[tp2_base_low_limit][7]} {eeprom/eeprom_params[tp2_base_low_limit][8]} {eeprom/eeprom_params[tp2_base_low_limit][9]} {eeprom/eeprom_params[tp2_base_low_limit][10]} {eeprom/eeprom_params[tp2_base_low_limit][11]} {eeprom/eeprom_params[tp2_base_low_limit][12]} {eeprom/eeprom_params[tp2_base_low_limit][13]} {eeprom/eeprom_params[tp2_base_low_limit][14]} {eeprom/eeprom_params[tp2_base_low_limit][15]} {eeprom/eeprom_params[tp2_base_low_limit][16]} {eeprom/eeprom_params[tp2_base_low_limit][17]} {eeprom/eeprom_params[tp2_base_low_limit][18]} {eeprom/eeprom_params[tp2_base_low_limit][19]} {eeprom/eeprom_params[tp2_base_low_limit][20]} {eeprom/eeprom_params[tp2_base_low_limit][21]} {eeprom/eeprom_params[tp2_base_low_limit][22]} {eeprom/eeprom_params[tp2_base_low_limit][23]} {eeprom/eeprom_params[tp2_base_low_limit][24]} {eeprom/eeprom_params[tp2_base_low_limit][25]} {eeprom/eeprom_params[tp2_base_low_limit][26]} {eeprom/eeprom_params[tp2_base_low_limit][27]} {eeprom/eeprom_params[tp2_base_low_limit][28]} {eeprom/eeprom_params[tp2_base_low_limit][29]} {eeprom/eeprom_params[tp2_base_low_limit][30]} {eeprom/eeprom_params[tp2_base_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {send_results/tx_data[0]} {send_results/tx_data[1]} {send_results/tx_data[2]} {send_results/tx_data[3]} {send_results/tx_data[4]} {send_results/tx_data[5]} {send_results/tx_data[6]} {send_results/tx_data[7]} {send_results/tx_data[8]} {send_results/tx_data[9]} {send_results/tx_data[10]} {send_results/tx_data[11]} {send_results/tx_data[12]} {send_results/tx_data[13]} {send_results/tx_data[14]} {send_results/tx_data[15]} {send_results/tx_data[16]} {send_results/tx_data[17]} {send_results/tx_data[18]} {send_results/tx_data[19]} {send_results/tx_data[20]} {send_results/tx_data[21]} {send_results/tx_data[22]} {send_results/tx_data[23]} {send_results/tx_data[24]} {send_results/tx_data[25]} {send_results/tx_data[26]} {send_results/tx_data[27]} {send_results/tx_data[28]} {send_results/tx_data[29]} {send_results/tx_data[30]} {send_results/tx_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {eeprom/eeprom_params[tp2_peak_low_limit][0]} {eeprom/eeprom_params[tp2_peak_low_limit][1]} {eeprom/eeprom_params[tp2_peak_low_limit][2]} {eeprom/eeprom_params[tp2_peak_low_limit][3]} {eeprom/eeprom_params[tp2_peak_low_limit][4]} {eeprom/eeprom_params[tp2_peak_low_limit][5]} {eeprom/eeprom_params[tp2_peak_low_limit][6]} {eeprom/eeprom_params[tp2_peak_low_limit][7]} {eeprom/eeprom_params[tp2_peak_low_limit][8]} {eeprom/eeprom_params[tp2_peak_low_limit][9]} {eeprom/eeprom_params[tp2_peak_low_limit][10]} {eeprom/eeprom_params[tp2_peak_low_limit][11]} {eeprom/eeprom_params[tp2_peak_low_limit][12]} {eeprom/eeprom_params[tp2_peak_low_limit][13]} {eeprom/eeprom_params[tp2_peak_low_limit][14]} {eeprom/eeprom_params[tp2_peak_low_limit][15]} {eeprom/eeprom_params[tp2_peak_low_limit][16]} {eeprom/eeprom_params[tp2_peak_low_limit][17]} {eeprom/eeprom_params[tp2_peak_low_limit][18]} {eeprom/eeprom_params[tp2_peak_low_limit][19]} {eeprom/eeprom_params[tp2_peak_low_limit][20]} {eeprom/eeprom_params[tp2_peak_low_limit][21]} {eeprom/eeprom_params[tp2_peak_low_limit][22]} {eeprom/eeprom_params[tp2_peak_low_limit][23]} {eeprom/eeprom_params[tp2_peak_low_limit][24]} {eeprom/eeprom_params[tp2_peak_low_limit][25]} {eeprom/eeprom_params[tp2_peak_low_limit][26]} {eeprom/eeprom_params[tp2_peak_low_limit][27]} {eeprom/eeprom_params[tp2_peak_low_limit][28]} {eeprom/eeprom_params[tp2_peak_low_limit][29]} {eeprom/eeprom_params[tp2_peak_low_limit][30]} {eeprom/eeprom_params[tp2_peak_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {eeprom/address[0]} {eeprom/address[1]} {eeprom/address[2]} {eeprom/address[3]} {eeprom/address[4]} {eeprom/address[5]} {eeprom/address[6]} {eeprom/address[7]} {eeprom/address[8]} {eeprom/address[9]} {eeprom/address[10]} {eeprom/address[11]} {eeprom/address[12]} {eeprom/address[13]} {eeprom/address[14]} {eeprom/address[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {eeprom/eeprom_params[accum_length][0]} {eeprom/eeprom_params[accum_length][1]} {eeprom/eeprom_params[accum_length][2]} {eeprom/eeprom_params[accum_length][3]} {eeprom/eeprom_params[accum_length][4]} {eeprom/eeprom_params[accum_length][5]} {eeprom/eeprom_params[accum_length][6]} {eeprom/eeprom_params[accum_length][7]} {eeprom/eeprom_params[accum_length][8]} {eeprom/eeprom_params[accum_length][9]} {eeprom/eeprom_params[accum_length][10]} {eeprom/eeprom_params[accum_length][11]} {eeprom/eeprom_params[accum_length][12]} {eeprom/eeprom_params[accum_length][13]} {eeprom/eeprom_params[accum_length][14]} {eeprom/eeprom_params[accum_length][15]} {eeprom/eeprom_params[accum_length][16]} {eeprom/eeprom_params[accum_length][17]} {eeprom/eeprom_params[accum_length][18]} {eeprom/eeprom_params[accum_length][19]} {eeprom/eeprom_params[accum_length][20]} {eeprom/eeprom_params[accum_length][21]} {eeprom/eeprom_params[accum_length][22]} {eeprom/eeprom_params[accum_length][23]} {eeprom/eeprom_params[accum_length][24]} {eeprom/eeprom_params[accum_length][25]} {eeprom/eeprom_params[accum_length][26]} {eeprom/eeprom_params[accum_length][27]} {eeprom/eeprom_params[accum_length][28]} {eeprom/eeprom_params[accum_length][29]} {eeprom/eeprom_params[accum_length][30]} {eeprom/eeprom_params[accum_length][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {eeprom/eeprom_params[tp3_base_low_limit][0]} {eeprom/eeprom_params[tp3_base_low_limit][1]} {eeprom/eeprom_params[tp3_base_low_limit][2]} {eeprom/eeprom_params[tp3_base_low_limit][3]} {eeprom/eeprom_params[tp3_base_low_limit][4]} {eeprom/eeprom_params[tp3_base_low_limit][5]} {eeprom/eeprom_params[tp3_base_low_limit][6]} {eeprom/eeprom_params[tp3_base_low_limit][7]} {eeprom/eeprom_params[tp3_base_low_limit][8]} {eeprom/eeprom_params[tp3_base_low_limit][9]} {eeprom/eeprom_params[tp3_base_low_limit][10]} {eeprom/eeprom_params[tp3_base_low_limit][11]} {eeprom/eeprom_params[tp3_base_low_limit][12]} {eeprom/eeprom_params[tp3_base_low_limit][13]} {eeprom/eeprom_params[tp3_base_low_limit][14]} {eeprom/eeprom_params[tp3_base_low_limit][15]} {eeprom/eeprom_params[tp3_base_low_limit][16]} {eeprom/eeprom_params[tp3_base_low_limit][17]} {eeprom/eeprom_params[tp3_base_low_limit][18]} {eeprom/eeprom_params[tp3_base_low_limit][19]} {eeprom/eeprom_params[tp3_base_low_limit][20]} {eeprom/eeprom_params[tp3_base_low_limit][21]} {eeprom/eeprom_params[tp3_base_low_limit][22]} {eeprom/eeprom_params[tp3_base_low_limit][23]} {eeprom/eeprom_params[tp3_base_low_limit][24]} {eeprom/eeprom_params[tp3_base_low_limit][25]} {eeprom/eeprom_params[tp3_base_low_limit][26]} {eeprom/eeprom_params[tp3_base_low_limit][27]} {eeprom/eeprom_params[tp3_base_low_limit][28]} {eeprom/eeprom_params[tp3_base_low_limit][29]} {eeprom/eeprom_params[tp3_base_low_limit][30]} {eeprom/eeprom_params[tp3_base_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {eeprom/eeprom_spi/bit_count[0]} {eeprom/eeprom_spi/bit_count[1]} {eeprom/eeprom_spi/bit_count[2]} {eeprom/eeprom_spi/bit_count[3]} {eeprom/eeprom_spi/bit_count[4]} {eeprom/eeprom_spi/bit_count[5]} {eeprom/eeprom_spi/bit_count[6]} {eeprom/eeprom_spi/bit_count[7]} {eeprom/eeprom_spi/bit_count[8]} {eeprom/eeprom_spi/bit_count[9]} {eeprom/eeprom_spi/bit_count[10]} {eeprom/eeprom_spi/bit_count[11]} {eeprom/eeprom_spi/bit_count[12]} {eeprom/eeprom_spi/bit_count[13]} {eeprom/eeprom_spi/bit_count[14]} {eeprom/eeprom_spi/bit_count[15]} {eeprom/eeprom_spi/bit_count[16]} {eeprom/eeprom_spi/bit_count[17]} {eeprom/eeprom_spi/bit_count[18]} {eeprom/eeprom_spi/bit_count[19]} {eeprom/eeprom_spi/bit_count[20]} {eeprom/eeprom_spi/bit_count[21]} {eeprom/eeprom_spi/bit_count[22]} {eeprom/eeprom_spi/bit_count[23]} {eeprom/eeprom_spi/bit_count[24]} {eeprom/eeprom_spi/bit_count[25]} {eeprom/eeprom_spi/bit_count[26]} {eeprom/eeprom_spi/bit_count[27]} {eeprom/eeprom_spi/bit_count[28]} {eeprom/eeprom_spi/bit_count[29]} {eeprom/eeprom_spi/bit_count[30]} {eeprom/eeprom_spi/bit_count[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {eeprom/eeprom_spi/present_state[0]} {eeprom/eeprom_spi/present_state[1]} {eeprom/eeprom_spi/present_state[2]} {eeprom/eeprom_spi/present_state[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {eeprom/eeprom_params[tp3_pulse_delay][0]} {eeprom/eeprom_params[tp3_pulse_delay][1]} {eeprom/eeprom_params[tp3_pulse_delay][2]} {eeprom/eeprom_params[tp3_pulse_delay][3]} {eeprom/eeprom_params[tp3_pulse_delay][4]} {eeprom/eeprom_params[tp3_pulse_delay][5]} {eeprom/eeprom_params[tp3_pulse_delay][6]} {eeprom/eeprom_params[tp3_pulse_delay][7]} {eeprom/eeprom_params[tp3_pulse_delay][8]} {eeprom/eeprom_params[tp3_pulse_delay][9]} {eeprom/eeprom_params[tp3_pulse_delay][10]} {eeprom/eeprom_params[tp3_pulse_delay][11]} {eeprom/eeprom_params[tp3_pulse_delay][12]} {eeprom/eeprom_params[tp3_pulse_delay][13]} {eeprom/eeprom_params[tp3_pulse_delay][14]} {eeprom/eeprom_params[tp3_pulse_delay][15]} {eeprom/eeprom_params[tp3_pulse_delay][16]} {eeprom/eeprom_params[tp3_pulse_delay][17]} {eeprom/eeprom_params[tp3_pulse_delay][18]} {eeprom/eeprom_params[tp3_pulse_delay][19]} {eeprom/eeprom_params[tp3_pulse_delay][20]} {eeprom/eeprom_params[tp3_pulse_delay][21]} {eeprom/eeprom_params[tp3_pulse_delay][22]} {eeprom/eeprom_params[tp3_pulse_delay][23]} {eeprom/eeprom_params[tp3_pulse_delay][24]} {eeprom/eeprom_params[tp3_pulse_delay][25]} {eeprom/eeprom_params[tp3_pulse_delay][26]} {eeprom/eeprom_params[tp3_pulse_delay][27]} {eeprom/eeprom_params[tp3_pulse_delay][28]} {eeprom/eeprom_params[tp3_pulse_delay][29]} {eeprom/eeprom_params[tp3_pulse_delay][30]} {eeprom/eeprom_params[tp3_pulse_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {eeprom/eeprom_params[tp3_fwhm_low_limit][0]} {eeprom/eeprom_params[tp3_fwhm_low_limit][1]} {eeprom/eeprom_params[tp3_fwhm_low_limit][2]} {eeprom/eeprom_params[tp3_fwhm_low_limit][3]} {eeprom/eeprom_params[tp3_fwhm_low_limit][4]} {eeprom/eeprom_params[tp3_fwhm_low_limit][5]} {eeprom/eeprom_params[tp3_fwhm_low_limit][6]} {eeprom/eeprom_params[tp3_fwhm_low_limit][7]} {eeprom/eeprom_params[tp3_fwhm_low_limit][8]} {eeprom/eeprom_params[tp3_fwhm_low_limit][9]} {eeprom/eeprom_params[tp3_fwhm_low_limit][10]} {eeprom/eeprom_params[tp3_fwhm_low_limit][11]} {eeprom/eeprom_params[tp3_fwhm_low_limit][12]} {eeprom/eeprom_params[tp3_fwhm_low_limit][13]} {eeprom/eeprom_params[tp3_fwhm_low_limit][14]} {eeprom/eeprom_params[tp3_fwhm_low_limit][15]} {eeprom/eeprom_params[tp3_fwhm_low_limit][16]} {eeprom/eeprom_params[tp3_fwhm_low_limit][17]} {eeprom/eeprom_params[tp3_fwhm_low_limit][18]} {eeprom/eeprom_params[tp3_fwhm_low_limit][19]} {eeprom/eeprom_params[tp3_fwhm_low_limit][20]} {eeprom/eeprom_params[tp3_fwhm_low_limit][21]} {eeprom/eeprom_params[tp3_fwhm_low_limit][22]} {eeprom/eeprom_params[tp3_fwhm_low_limit][23]} {eeprom/eeprom_params[tp3_fwhm_low_limit][24]} {eeprom/eeprom_params[tp3_fwhm_low_limit][25]} {eeprom/eeprom_params[tp3_fwhm_low_limit][26]} {eeprom/eeprom_params[tp3_fwhm_low_limit][27]} {eeprom/eeprom_params[tp3_fwhm_low_limit][28]} {eeprom/eeprom_params[tp3_fwhm_low_limit][29]} {eeprom/eeprom_params[tp3_fwhm_low_limit][30]} {eeprom/eeprom_params[tp3_fwhm_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {eeprom/eeprom_params[tp2_peak_high_limit][0]} {eeprom/eeprom_params[tp2_peak_high_limit][1]} {eeprom/eeprom_params[tp2_peak_high_limit][2]} {eeprom/eeprom_params[tp2_peak_high_limit][3]} {eeprom/eeprom_params[tp2_peak_high_limit][4]} {eeprom/eeprom_params[tp2_peak_high_limit][5]} {eeprom/eeprom_params[tp2_peak_high_limit][6]} {eeprom/eeprom_params[tp2_peak_high_limit][7]} {eeprom/eeprom_params[tp2_peak_high_limit][8]} {eeprom/eeprom_params[tp2_peak_high_limit][9]} {eeprom/eeprom_params[tp2_peak_high_limit][10]} {eeprom/eeprom_params[tp2_peak_high_limit][11]} {eeprom/eeprom_params[tp2_peak_high_limit][12]} {eeprom/eeprom_params[tp2_peak_high_limit][13]} {eeprom/eeprom_params[tp2_peak_high_limit][14]} {eeprom/eeprom_params[tp2_peak_high_limit][15]} {eeprom/eeprom_params[tp2_peak_high_limit][16]} {eeprom/eeprom_params[tp2_peak_high_limit][17]} {eeprom/eeprom_params[tp2_peak_high_limit][18]} {eeprom/eeprom_params[tp2_peak_high_limit][19]} {eeprom/eeprom_params[tp2_peak_high_limit][20]} {eeprom/eeprom_params[tp2_peak_high_limit][21]} {eeprom/eeprom_params[tp2_peak_high_limit][22]} {eeprom/eeprom_params[tp2_peak_high_limit][23]} {eeprom/eeprom_params[tp2_peak_high_limit][24]} {eeprom/eeprom_params[tp2_peak_high_limit][25]} {eeprom/eeprom_params[tp2_peak_high_limit][26]} {eeprom/eeprom_params[tp2_peak_high_limit][27]} {eeprom/eeprom_params[tp2_peak_high_limit][28]} {eeprom/eeprom_params[tp2_peak_high_limit][29]} {eeprom/eeprom_params[tp2_peak_high_limit][30]} {eeprom/eeprom_params[tp2_peak_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {eeprom/eeprom_params[tp3_adc_delay][0]} {eeprom/eeprom_params[tp3_adc_delay][1]} {eeprom/eeprom_params[tp3_adc_delay][2]} {eeprom/eeprom_params[tp3_adc_delay][3]} {eeprom/eeprom_params[tp3_adc_delay][4]} {eeprom/eeprom_params[tp3_adc_delay][5]} {eeprom/eeprom_params[tp3_adc_delay][6]} {eeprom/eeprom_params[tp3_adc_delay][7]} {eeprom/eeprom_params[tp3_adc_delay][8]} {eeprom/eeprom_params[tp3_adc_delay][9]} {eeprom/eeprom_params[tp3_adc_delay][10]} {eeprom/eeprom_params[tp3_adc_delay][11]} {eeprom/eeprom_params[tp3_adc_delay][12]} {eeprom/eeprom_params[tp3_adc_delay][13]} {eeprom/eeprom_params[tp3_adc_delay][14]} {eeprom/eeprom_params[tp3_adc_delay][15]} {eeprom/eeprom_params[tp3_adc_delay][16]} {eeprom/eeprom_params[tp3_adc_delay][17]} {eeprom/eeprom_params[tp3_adc_delay][18]} {eeprom/eeprom_params[tp3_adc_delay][19]} {eeprom/eeprom_params[tp3_adc_delay][20]} {eeprom/eeprom_params[tp3_adc_delay][21]} {eeprom/eeprom_params[tp3_adc_delay][22]} {eeprom/eeprom_params[tp3_adc_delay][23]} {eeprom/eeprom_params[tp3_adc_delay][24]} {eeprom/eeprom_params[tp3_adc_delay][25]} {eeprom/eeprom_params[tp3_adc_delay][26]} {eeprom/eeprom_params[tp3_adc_delay][27]} {eeprom/eeprom_params[tp3_adc_delay][28]} {eeprom/eeprom_params[tp3_adc_delay][29]} {eeprom/eeprom_params[tp3_adc_delay][30]} {eeprom/eeprom_params[tp3_adc_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {eeprom/eeprom_params[tp3_int_low_limit][0]} {eeprom/eeprom_params[tp3_int_low_limit][1]} {eeprom/eeprom_params[tp3_int_low_limit][2]} {eeprom/eeprom_params[tp3_int_low_limit][3]} {eeprom/eeprom_params[tp3_int_low_limit][4]} {eeprom/eeprom_params[tp3_int_low_limit][5]} {eeprom/eeprom_params[tp3_int_low_limit][6]} {eeprom/eeprom_params[tp3_int_low_limit][7]} {eeprom/eeprom_params[tp3_int_low_limit][8]} {eeprom/eeprom_params[tp3_int_low_limit][9]} {eeprom/eeprom_params[tp3_int_low_limit][10]} {eeprom/eeprom_params[tp3_int_low_limit][11]} {eeprom/eeprom_params[tp3_int_low_limit][12]} {eeprom/eeprom_params[tp3_int_low_limit][13]} {eeprom/eeprom_params[tp3_int_low_limit][14]} {eeprom/eeprom_params[tp3_int_low_limit][15]} {eeprom/eeprom_params[tp3_int_low_limit][16]} {eeprom/eeprom_params[tp3_int_low_limit][17]} {eeprom/eeprom_params[tp3_int_low_limit][18]} {eeprom/eeprom_params[tp3_int_low_limit][19]} {eeprom/eeprom_params[tp3_int_low_limit][20]} {eeprom/eeprom_params[tp3_int_low_limit][21]} {eeprom/eeprom_params[tp3_int_low_limit][22]} {eeprom/eeprom_params[tp3_int_low_limit][23]} {eeprom/eeprom_params[tp3_int_low_limit][24]} {eeprom/eeprom_params[tp3_int_low_limit][25]} {eeprom/eeprom_params[tp3_int_low_limit][26]} {eeprom/eeprom_params[tp3_int_low_limit][27]} {eeprom/eeprom_params[tp3_int_low_limit][28]} {eeprom/eeprom_params[tp3_int_low_limit][29]} {eeprom/eeprom_params[tp3_int_low_limit][30]} {eeprom/eeprom_params[tp3_int_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {eeprom/eeprom_params[tp3_fwhm_high_limit][0]} {eeprom/eeprom_params[tp3_fwhm_high_limit][1]} {eeprom/eeprom_params[tp3_fwhm_high_limit][2]} {eeprom/eeprom_params[tp3_fwhm_high_limit][3]} {eeprom/eeprom_params[tp3_fwhm_high_limit][4]} {eeprom/eeprom_params[tp3_fwhm_high_limit][5]} {eeprom/eeprom_params[tp3_fwhm_high_limit][6]} {eeprom/eeprom_params[tp3_fwhm_high_limit][7]} {eeprom/eeprom_params[tp3_fwhm_high_limit][8]} {eeprom/eeprom_params[tp3_fwhm_high_limit][9]} {eeprom/eeprom_params[tp3_fwhm_high_limit][10]} {eeprom/eeprom_params[tp3_fwhm_high_limit][11]} {eeprom/eeprom_params[tp3_fwhm_high_limit][12]} {eeprom/eeprom_params[tp3_fwhm_high_limit][13]} {eeprom/eeprom_params[tp3_fwhm_high_limit][14]} {eeprom/eeprom_params[tp3_fwhm_high_limit][15]} {eeprom/eeprom_params[tp3_fwhm_high_limit][16]} {eeprom/eeprom_params[tp3_fwhm_high_limit][17]} {eeprom/eeprom_params[tp3_fwhm_high_limit][18]} {eeprom/eeprom_params[tp3_fwhm_high_limit][19]} {eeprom/eeprom_params[tp3_fwhm_high_limit][20]} {eeprom/eeprom_params[tp3_fwhm_high_limit][21]} {eeprom/eeprom_params[tp3_fwhm_high_limit][22]} {eeprom/eeprom_params[tp3_fwhm_high_limit][23]} {eeprom/eeprom_params[tp3_fwhm_high_limit][24]} {eeprom/eeprom_params[tp3_fwhm_high_limit][25]} {eeprom/eeprom_params[tp3_fwhm_high_limit][26]} {eeprom/eeprom_params[tp3_fwhm_high_limit][27]} {eeprom/eeprom_params[tp3_fwhm_high_limit][28]} {eeprom/eeprom_params[tp3_fwhm_high_limit][29]} {eeprom/eeprom_params[tp3_fwhm_high_limit][30]} {eeprom/eeprom_params[tp3_fwhm_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {eeprom/eeprom_params[tp2_int_high_limit][0]} {eeprom/eeprom_params[tp2_int_high_limit][1]} {eeprom/eeprom_params[tp2_int_high_limit][2]} {eeprom/eeprom_params[tp2_int_high_limit][3]} {eeprom/eeprom_params[tp2_int_high_limit][4]} {eeprom/eeprom_params[tp2_int_high_limit][5]} {eeprom/eeprom_params[tp2_int_high_limit][6]} {eeprom/eeprom_params[tp2_int_high_limit][7]} {eeprom/eeprom_params[tp2_int_high_limit][8]} {eeprom/eeprom_params[tp2_int_high_limit][9]} {eeprom/eeprom_params[tp2_int_high_limit][10]} {eeprom/eeprom_params[tp2_int_high_limit][11]} {eeprom/eeprom_params[tp2_int_high_limit][12]} {eeprom/eeprom_params[tp2_int_high_limit][13]} {eeprom/eeprom_params[tp2_int_high_limit][14]} {eeprom/eeprom_params[tp2_int_high_limit][15]} {eeprom/eeprom_params[tp2_int_high_limit][16]} {eeprom/eeprom_params[tp2_int_high_limit][17]} {eeprom/eeprom_params[tp2_int_high_limit][18]} {eeprom/eeprom_params[tp2_int_high_limit][19]} {eeprom/eeprom_params[tp2_int_high_limit][20]} {eeprom/eeprom_params[tp2_int_high_limit][21]} {eeprom/eeprom_params[tp2_int_high_limit][22]} {eeprom/eeprom_params[tp2_int_high_limit][23]} {eeprom/eeprom_params[tp2_int_high_limit][24]} {eeprom/eeprom_params[tp2_int_high_limit][25]} {eeprom/eeprom_params[tp2_int_high_limit][26]} {eeprom/eeprom_params[tp2_int_high_limit][27]} {eeprom/eeprom_params[tp2_int_high_limit][28]} {eeprom/eeprom_params[tp2_int_high_limit][29]} {eeprom/eeprom_params[tp2_int_high_limit][30]} {eeprom/eeprom_params[tp2_int_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {eeprom/eeprom_params[tp2_int_low_limit][0]} {eeprom/eeprom_params[tp2_int_low_limit][1]} {eeprom/eeprom_params[tp2_int_low_limit][2]} {eeprom/eeprom_params[tp2_int_low_limit][3]} {eeprom/eeprom_params[tp2_int_low_limit][4]} {eeprom/eeprom_params[tp2_int_low_limit][5]} {eeprom/eeprom_params[tp2_int_low_limit][6]} {eeprom/eeprom_params[tp2_int_low_limit][7]} {eeprom/eeprom_params[tp2_int_low_limit][8]} {eeprom/eeprom_params[tp2_int_low_limit][9]} {eeprom/eeprom_params[tp2_int_low_limit][10]} {eeprom/eeprom_params[tp2_int_low_limit][11]} {eeprom/eeprom_params[tp2_int_low_limit][12]} {eeprom/eeprom_params[tp2_int_low_limit][13]} {eeprom/eeprom_params[tp2_int_low_limit][14]} {eeprom/eeprom_params[tp2_int_low_limit][15]} {eeprom/eeprom_params[tp2_int_low_limit][16]} {eeprom/eeprom_params[tp2_int_low_limit][17]} {eeprom/eeprom_params[tp2_int_low_limit][18]} {eeprom/eeprom_params[tp2_int_low_limit][19]} {eeprom/eeprom_params[tp2_int_low_limit][20]} {eeprom/eeprom_params[tp2_int_low_limit][21]} {eeprom/eeprom_params[tp2_int_low_limit][22]} {eeprom/eeprom_params[tp2_int_low_limit][23]} {eeprom/eeprom_params[tp2_int_low_limit][24]} {eeprom/eeprom_params[tp2_int_low_limit][25]} {eeprom/eeprom_params[tp2_int_low_limit][26]} {eeprom/eeprom_params[tp2_int_low_limit][27]} {eeprom/eeprom_params[tp2_int_low_limit][28]} {eeprom/eeprom_params[tp2_int_low_limit][29]} {eeprom/eeprom_params[tp2_int_low_limit][30]} {eeprom/eeprom_params[tp2_int_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 3 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {eeprom/eeprom_state[0]} {eeprom/eeprom_state[1]} {eeprom/eeprom_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 3 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {send_results/present_state[0]} {send_results/present_state[1]} {send_results/present_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {eeprom/eeprom_params[tp3_int_high_limit][0]} {eeprom/eeprom_params[tp3_int_high_limit][1]} {eeprom/eeprom_params[tp3_int_high_limit][2]} {eeprom/eeprom_params[tp3_int_high_limit][3]} {eeprom/eeprom_params[tp3_int_high_limit][4]} {eeprom/eeprom_params[tp3_int_high_limit][5]} {eeprom/eeprom_params[tp3_int_high_limit][6]} {eeprom/eeprom_params[tp3_int_high_limit][7]} {eeprom/eeprom_params[tp3_int_high_limit][8]} {eeprom/eeprom_params[tp3_int_high_limit][9]} {eeprom/eeprom_params[tp3_int_high_limit][10]} {eeprom/eeprom_params[tp3_int_high_limit][11]} {eeprom/eeprom_params[tp3_int_high_limit][12]} {eeprom/eeprom_params[tp3_int_high_limit][13]} {eeprom/eeprom_params[tp3_int_high_limit][14]} {eeprom/eeprom_params[tp3_int_high_limit][15]} {eeprom/eeprom_params[tp3_int_high_limit][16]} {eeprom/eeprom_params[tp3_int_high_limit][17]} {eeprom/eeprom_params[tp3_int_high_limit][18]} {eeprom/eeprom_params[tp3_int_high_limit][19]} {eeprom/eeprom_params[tp3_int_high_limit][20]} {eeprom/eeprom_params[tp3_int_high_limit][21]} {eeprom/eeprom_params[tp3_int_high_limit][22]} {eeprom/eeprom_params[tp3_int_high_limit][23]} {eeprom/eeprom_params[tp3_int_high_limit][24]} {eeprom/eeprom_params[tp3_int_high_limit][25]} {eeprom/eeprom_params[tp3_int_high_limit][26]} {eeprom/eeprom_params[tp3_int_high_limit][27]} {eeprom/eeprom_params[tp3_int_high_limit][28]} {eeprom/eeprom_params[tp3_int_high_limit][29]} {eeprom/eeprom_params[tp3_int_high_limit][30]} {eeprom/eeprom_params[tp3_int_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {eeprom/eeprom_params[tp1_peak_high_limit][0]} {eeprom/eeprom_params[tp1_peak_high_limit][1]} {eeprom/eeprom_params[tp1_peak_high_limit][2]} {eeprom/eeprom_params[tp1_peak_high_limit][3]} {eeprom/eeprom_params[tp1_peak_high_limit][4]} {eeprom/eeprom_params[tp1_peak_high_limit][5]} {eeprom/eeprom_params[tp1_peak_high_limit][6]} {eeprom/eeprom_params[tp1_peak_high_limit][7]} {eeprom/eeprom_params[tp1_peak_high_limit][8]} {eeprom/eeprom_params[tp1_peak_high_limit][9]} {eeprom/eeprom_params[tp1_peak_high_limit][10]} {eeprom/eeprom_params[tp1_peak_high_limit][11]} {eeprom/eeprom_params[tp1_peak_high_limit][12]} {eeprom/eeprom_params[tp1_peak_high_limit][13]} {eeprom/eeprom_params[tp1_peak_high_limit][14]} {eeprom/eeprom_params[tp1_peak_high_limit][15]} {eeprom/eeprom_params[tp1_peak_high_limit][16]} {eeprom/eeprom_params[tp1_peak_high_limit][17]} {eeprom/eeprom_params[tp1_peak_high_limit][18]} {eeprom/eeprom_params[tp1_peak_high_limit][19]} {eeprom/eeprom_params[tp1_peak_high_limit][20]} {eeprom/eeprom_params[tp1_peak_high_limit][21]} {eeprom/eeprom_params[tp1_peak_high_limit][22]} {eeprom/eeprom_params[tp1_peak_high_limit][23]} {eeprom/eeprom_params[tp1_peak_high_limit][24]} {eeprom/eeprom_params[tp1_peak_high_limit][25]} {eeprom/eeprom_params[tp1_peak_high_limit][26]} {eeprom/eeprom_params[tp1_peak_high_limit][27]} {eeprom/eeprom_params[tp1_peak_high_limit][28]} {eeprom/eeprom_params[tp1_peak_high_limit][29]} {eeprom/eeprom_params[tp1_peak_high_limit][30]} {eeprom/eeprom_params[tp1_peak_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 8 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {eeprom/eeprom_spi/sdo_buffer[0]} {eeprom/eeprom_spi/sdo_buffer[1]} {eeprom/eeprom_spi/sdo_buffer[2]} {eeprom/eeprom_spi/sdo_buffer[3]} {eeprom/eeprom_spi/sdo_buffer[4]} {eeprom/eeprom_spi/sdo_buffer[5]} {eeprom/eeprom_spi/sdo_buffer[6]} {eeprom/eeprom_spi/sdo_buffer[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 32 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {eeprom/eeprom_params[tp3_peak_low_limit][0]} {eeprom/eeprom_params[tp3_peak_low_limit][1]} {eeprom/eeprom_params[tp3_peak_low_limit][2]} {eeprom/eeprom_params[tp3_peak_low_limit][3]} {eeprom/eeprom_params[tp3_peak_low_limit][4]} {eeprom/eeprom_params[tp3_peak_low_limit][5]} {eeprom/eeprom_params[tp3_peak_low_limit][6]} {eeprom/eeprom_params[tp3_peak_low_limit][7]} {eeprom/eeprom_params[tp3_peak_low_limit][8]} {eeprom/eeprom_params[tp3_peak_low_limit][9]} {eeprom/eeprom_params[tp3_peak_low_limit][10]} {eeprom/eeprom_params[tp3_peak_low_limit][11]} {eeprom/eeprom_params[tp3_peak_low_limit][12]} {eeprom/eeprom_params[tp3_peak_low_limit][13]} {eeprom/eeprom_params[tp3_peak_low_limit][14]} {eeprom/eeprom_params[tp3_peak_low_limit][15]} {eeprom/eeprom_params[tp3_peak_low_limit][16]} {eeprom/eeprom_params[tp3_peak_low_limit][17]} {eeprom/eeprom_params[tp3_peak_low_limit][18]} {eeprom/eeprom_params[tp3_peak_low_limit][19]} {eeprom/eeprom_params[tp3_peak_low_limit][20]} {eeprom/eeprom_params[tp3_peak_low_limit][21]} {eeprom/eeprom_params[tp3_peak_low_limit][22]} {eeprom/eeprom_params[tp3_peak_low_limit][23]} {eeprom/eeprom_params[tp3_peak_low_limit][24]} {eeprom/eeprom_params[tp3_peak_low_limit][25]} {eeprom/eeprom_params[tp3_peak_low_limit][26]} {eeprom/eeprom_params[tp3_peak_low_limit][27]} {eeprom/eeprom_params[tp3_peak_low_limit][28]} {eeprom/eeprom_params[tp3_peak_low_limit][29]} {eeprom/eeprom_params[tp3_peak_low_limit][30]} {eeprom/eeprom_params[tp3_peak_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {eeprom/eeprom_params[tp2_neg_level][0]} {eeprom/eeprom_params[tp2_neg_level][1]} {eeprom/eeprom_params[tp2_neg_level][2]} {eeprom/eeprom_params[tp2_neg_level][3]} {eeprom/eeprom_params[tp2_neg_level][4]} {eeprom/eeprom_params[tp2_neg_level][5]} {eeprom/eeprom_params[tp2_neg_level][6]} {eeprom/eeprom_params[tp2_neg_level][7]} {eeprom/eeprom_params[tp2_neg_level][8]} {eeprom/eeprom_params[tp2_neg_level][9]} {eeprom/eeprom_params[tp2_neg_level][10]} {eeprom/eeprom_params[tp2_neg_level][11]} {eeprom/eeprom_params[tp2_neg_level][12]} {eeprom/eeprom_params[tp2_neg_level][13]} {eeprom/eeprom_params[tp2_neg_level][14]} {eeprom/eeprom_params[tp2_neg_level][15]} {eeprom/eeprom_params[tp2_neg_level][16]} {eeprom/eeprom_params[tp2_neg_level][17]} {eeprom/eeprom_params[tp2_neg_level][18]} {eeprom/eeprom_params[tp2_neg_level][19]} {eeprom/eeprom_params[tp2_neg_level][20]} {eeprom/eeprom_params[tp2_neg_level][21]} {eeprom/eeprom_params[tp2_neg_level][22]} {eeprom/eeprom_params[tp2_neg_level][23]} {eeprom/eeprom_params[tp2_neg_level][24]} {eeprom/eeprom_params[tp2_neg_level][25]} {eeprom/eeprom_params[tp2_neg_level][26]} {eeprom/eeprom_params[tp2_neg_level][27]} {eeprom/eeprom_params[tp2_neg_level][28]} {eeprom/eeprom_params[tp2_neg_level][29]} {eeprom/eeprom_params[tp2_neg_level][30]} {eeprom/eeprom_params[tp2_neg_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {send_results/count[0]} {send_results/count[1]} {send_results/count[2]} {send_results/count[3]} {send_results/count[4]} {send_results/count[5]} {send_results/count[6]} {send_results/count[7]} {send_results/count[8]} {send_results/count[9]} {send_results/count[10]} {send_results/count[11]} {send_results/count[12]} {send_results/count[13]} {send_results/count[14]} {send_results/count[15]} {send_results/count[16]} {send_results/count[17]} {send_results/count[18]} {send_results/count[19]} {send_results/count[20]} {send_results/count[21]} {send_results/count[22]} {send_results/count[23]} {send_results/count[24]} {send_results/count[25]} {send_results/count[26]} {send_results/count[27]} {send_results/count[28]} {send_results/count[29]} {send_results/count[30]} {send_results/count[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 32 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {eeprom/eeprom_params[tp2_adc_delay][0]} {eeprom/eeprom_params[tp2_adc_delay][1]} {eeprom/eeprom_params[tp2_adc_delay][2]} {eeprom/eeprom_params[tp2_adc_delay][3]} {eeprom/eeprom_params[tp2_adc_delay][4]} {eeprom/eeprom_params[tp2_adc_delay][5]} {eeprom/eeprom_params[tp2_adc_delay][6]} {eeprom/eeprom_params[tp2_adc_delay][7]} {eeprom/eeprom_params[tp2_adc_delay][8]} {eeprom/eeprom_params[tp2_adc_delay][9]} {eeprom/eeprom_params[tp2_adc_delay][10]} {eeprom/eeprom_params[tp2_adc_delay][11]} {eeprom/eeprom_params[tp2_adc_delay][12]} {eeprom/eeprom_params[tp2_adc_delay][13]} {eeprom/eeprom_params[tp2_adc_delay][14]} {eeprom/eeprom_params[tp2_adc_delay][15]} {eeprom/eeprom_params[tp2_adc_delay][16]} {eeprom/eeprom_params[tp2_adc_delay][17]} {eeprom/eeprom_params[tp2_adc_delay][18]} {eeprom/eeprom_params[tp2_adc_delay][19]} {eeprom/eeprom_params[tp2_adc_delay][20]} {eeprom/eeprom_params[tp2_adc_delay][21]} {eeprom/eeprom_params[tp2_adc_delay][22]} {eeprom/eeprom_params[tp2_adc_delay][23]} {eeprom/eeprom_params[tp2_adc_delay][24]} {eeprom/eeprom_params[tp2_adc_delay][25]} {eeprom/eeprom_params[tp2_adc_delay][26]} {eeprom/eeprom_params[tp2_adc_delay][27]} {eeprom/eeprom_params[tp2_adc_delay][28]} {eeprom/eeprom_params[tp2_adc_delay][29]} {eeprom/eeprom_params[tp2_adc_delay][30]} {eeprom/eeprom_params[tp2_adc_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 32 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {eeprom/eeprom_params[tp1_neg_level][0]} {eeprom/eeprom_params[tp1_neg_level][1]} {eeprom/eeprom_params[tp1_neg_level][2]} {eeprom/eeprom_params[tp1_neg_level][3]} {eeprom/eeprom_params[tp1_neg_level][4]} {eeprom/eeprom_params[tp1_neg_level][5]} {eeprom/eeprom_params[tp1_neg_level][6]} {eeprom/eeprom_params[tp1_neg_level][7]} {eeprom/eeprom_params[tp1_neg_level][8]} {eeprom/eeprom_params[tp1_neg_level][9]} {eeprom/eeprom_params[tp1_neg_level][10]} {eeprom/eeprom_params[tp1_neg_level][11]} {eeprom/eeprom_params[tp1_neg_level][12]} {eeprom/eeprom_params[tp1_neg_level][13]} {eeprom/eeprom_params[tp1_neg_level][14]} {eeprom/eeprom_params[tp1_neg_level][15]} {eeprom/eeprom_params[tp1_neg_level][16]} {eeprom/eeprom_params[tp1_neg_level][17]} {eeprom/eeprom_params[tp1_neg_level][18]} {eeprom/eeprom_params[tp1_neg_level][19]} {eeprom/eeprom_params[tp1_neg_level][20]} {eeprom/eeprom_params[tp1_neg_level][21]} {eeprom/eeprom_params[tp1_neg_level][22]} {eeprom/eeprom_params[tp1_neg_level][23]} {eeprom/eeprom_params[tp1_neg_level][24]} {eeprom/eeprom_params[tp1_neg_level][25]} {eeprom/eeprom_params[tp1_neg_level][26]} {eeprom/eeprom_params[tp1_neg_level][27]} {eeprom/eeprom_params[tp1_neg_level][28]} {eeprom/eeprom_params[tp1_neg_level][29]} {eeprom/eeprom_params[tp1_neg_level][30]} {eeprom/eeprom_params[tp1_neg_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 16 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {eeprom/eeprom_params[beam_oow_threshold][0]} {eeprom/eeprom_params[beam_oow_threshold][1]} {eeprom/eeprom_params[beam_oow_threshold][2]} {eeprom/eeprom_params[beam_oow_threshold][3]} {eeprom/eeprom_params[beam_oow_threshold][4]} {eeprom/eeprom_params[beam_oow_threshold][5]} {eeprom/eeprom_params[beam_oow_threshold][6]} {eeprom/eeprom_params[beam_oow_threshold][7]} {eeprom/eeprom_params[beam_oow_threshold][8]} {eeprom/eeprom_params[beam_oow_threshold][9]} {eeprom/eeprom_params[beam_oow_threshold][10]} {eeprom/eeprom_params[beam_oow_threshold][11]} {eeprom/eeprom_params[beam_oow_threshold][12]} {eeprom/eeprom_params[beam_oow_threshold][13]} {eeprom/eeprom_params[beam_oow_threshold][14]} {eeprom/eeprom_params[beam_oow_threshold][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 32 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {eeprom/eeprom_params[tp1_pos_level][0]} {eeprom/eeprom_params[tp1_pos_level][1]} {eeprom/eeprom_params[tp1_pos_level][2]} {eeprom/eeprom_params[tp1_pos_level][3]} {eeprom/eeprom_params[tp1_pos_level][4]} {eeprom/eeprom_params[tp1_pos_level][5]} {eeprom/eeprom_params[tp1_pos_level][6]} {eeprom/eeprom_params[tp1_pos_level][7]} {eeprom/eeprom_params[tp1_pos_level][8]} {eeprom/eeprom_params[tp1_pos_level][9]} {eeprom/eeprom_params[tp1_pos_level][10]} {eeprom/eeprom_params[tp1_pos_level][11]} {eeprom/eeprom_params[tp1_pos_level][12]} {eeprom/eeprom_params[tp1_pos_level][13]} {eeprom/eeprom_params[tp1_pos_level][14]} {eeprom/eeprom_params[tp1_pos_level][15]} {eeprom/eeprom_params[tp1_pos_level][16]} {eeprom/eeprom_params[tp1_pos_level][17]} {eeprom/eeprom_params[tp1_pos_level][18]} {eeprom/eeprom_params[tp1_pos_level][19]} {eeprom/eeprom_params[tp1_pos_level][20]} {eeprom/eeprom_params[tp1_pos_level][21]} {eeprom/eeprom_params[tp1_pos_level][22]} {eeprom/eeprom_params[tp1_pos_level][23]} {eeprom/eeprom_params[tp1_pos_level][24]} {eeprom/eeprom_params[tp1_pos_level][25]} {eeprom/eeprom_params[tp1_pos_level][26]} {eeprom/eeprom_params[tp1_pos_level][27]} {eeprom/eeprom_params[tp1_pos_level][28]} {eeprom/eeprom_params[tp1_pos_level][29]} {eeprom/eeprom_params[tp1_pos_level][30]} {eeprom/eeprom_params[tp1_pos_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 32 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {eeprom/eeprom_params[charge_calibration][0]} {eeprom/eeprom_params[charge_calibration][1]} {eeprom/eeprom_params[charge_calibration][2]} {eeprom/eeprom_params[charge_calibration][3]} {eeprom/eeprom_params[charge_calibration][4]} {eeprom/eeprom_params[charge_calibration][5]} {eeprom/eeprom_params[charge_calibration][6]} {eeprom/eeprom_params[charge_calibration][7]} {eeprom/eeprom_params[charge_calibration][8]} {eeprom/eeprom_params[charge_calibration][9]} {eeprom/eeprom_params[charge_calibration][10]} {eeprom/eeprom_params[charge_calibration][11]} {eeprom/eeprom_params[charge_calibration][12]} {eeprom/eeprom_params[charge_calibration][13]} {eeprom/eeprom_params[charge_calibration][14]} {eeprom/eeprom_params[charge_calibration][15]} {eeprom/eeprom_params[charge_calibration][16]} {eeprom/eeprom_params[charge_calibration][17]} {eeprom/eeprom_params[charge_calibration][18]} {eeprom/eeprom_params[charge_calibration][19]} {eeprom/eeprom_params[charge_calibration][20]} {eeprom/eeprom_params[charge_calibration][21]} {eeprom/eeprom_params[charge_calibration][22]} {eeprom/eeprom_params[charge_calibration][23]} {eeprom/eeprom_params[charge_calibration][24]} {eeprom/eeprom_params[charge_calibration][25]} {eeprom/eeprom_params[charge_calibration][26]} {eeprom/eeprom_params[charge_calibration][27]} {eeprom/eeprom_params[charge_calibration][28]} {eeprom/eeprom_params[charge_calibration][29]} {eeprom/eeprom_params[charge_calibration][30]} {eeprom/eeprom_params[charge_calibration][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {eeprom/eeprom_params[header][0]} {eeprom/eeprom_params[header][1]} {eeprom/eeprom_params[header][2]} {eeprom/eeprom_params[header][3]} {eeprom/eeprom_params[header][4]} {eeprom/eeprom_params[header][5]} {eeprom/eeprom_params[header][6]} {eeprom/eeprom_params[header][7]} {eeprom/eeprom_params[header][8]} {eeprom/eeprom_params[header][9]} {eeprom/eeprom_params[header][10]} {eeprom/eeprom_params[header][11]} {eeprom/eeprom_params[header][12]} {eeprom/eeprom_params[header][13]} {eeprom/eeprom_params[header][14]} {eeprom/eeprom_params[header][15]} {eeprom/eeprom_params[header][16]} {eeprom/eeprom_params[header][17]} {eeprom/eeprom_params[header][18]} {eeprom/eeprom_params[header][19]} {eeprom/eeprom_params[header][20]} {eeprom/eeprom_params[header][21]} {eeprom/eeprom_params[header][22]} {eeprom/eeprom_params[header][23]} {eeprom/eeprom_params[header][24]} {eeprom/eeprom_params[header][25]} {eeprom/eeprom_params[header][26]} {eeprom/eeprom_params[header][27]} {eeprom/eeprom_params[header][28]} {eeprom/eeprom_params[header][29]} {eeprom/eeprom_params[header][30]} {eeprom/eeprom_params[header][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 32 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {eeprom/eeprom_params[beamaccum_limit_hr][0]} {eeprom/eeprom_params[beamaccum_limit_hr][1]} {eeprom/eeprom_params[beamaccum_limit_hr][2]} {eeprom/eeprom_params[beamaccum_limit_hr][3]} {eeprom/eeprom_params[beamaccum_limit_hr][4]} {eeprom/eeprom_params[beamaccum_limit_hr][5]} {eeprom/eeprom_params[beamaccum_limit_hr][6]} {eeprom/eeprom_params[beamaccum_limit_hr][7]} {eeprom/eeprom_params[beamaccum_limit_hr][8]} {eeprom/eeprom_params[beamaccum_limit_hr][9]} {eeprom/eeprom_params[beamaccum_limit_hr][10]} {eeprom/eeprom_params[beamaccum_limit_hr][11]} {eeprom/eeprom_params[beamaccum_limit_hr][12]} {eeprom/eeprom_params[beamaccum_limit_hr][13]} {eeprom/eeprom_params[beamaccum_limit_hr][14]} {eeprom/eeprom_params[beamaccum_limit_hr][15]} {eeprom/eeprom_params[beamaccum_limit_hr][16]} {eeprom/eeprom_params[beamaccum_limit_hr][17]} {eeprom/eeprom_params[beamaccum_limit_hr][18]} {eeprom/eeprom_params[beamaccum_limit_hr][19]} {eeprom/eeprom_params[beamaccum_limit_hr][20]} {eeprom/eeprom_params[beamaccum_limit_hr][21]} {eeprom/eeprom_params[beamaccum_limit_hr][22]} {eeprom/eeprom_params[beamaccum_limit_hr][23]} {eeprom/eeprom_params[beamaccum_limit_hr][24]} {eeprom/eeprom_params[beamaccum_limit_hr][25]} {eeprom/eeprom_params[beamaccum_limit_hr][26]} {eeprom/eeprom_params[beamaccum_limit_hr][27]} {eeprom/eeprom_params[beamaccum_limit_hr][28]} {eeprom/eeprom_params[beamaccum_limit_hr][29]} {eeprom/eeprom_params[beamaccum_limit_hr][30]} {eeprom/eeprom_params[beamaccum_limit_hr][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 32 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {eeprom/eeprom_params[crc32_eeprom][0]} {eeprom/eeprom_params[crc32_eeprom][1]} {eeprom/eeprom_params[crc32_eeprom][2]} {eeprom/eeprom_params[crc32_eeprom][3]} {eeprom/eeprom_params[crc32_eeprom][4]} {eeprom/eeprom_params[crc32_eeprom][5]} {eeprom/eeprom_params[crc32_eeprom][6]} {eeprom/eeprom_params[crc32_eeprom][7]} {eeprom/eeprom_params[crc32_eeprom][8]} {eeprom/eeprom_params[crc32_eeprom][9]} {eeprom/eeprom_params[crc32_eeprom][10]} {eeprom/eeprom_params[crc32_eeprom][11]} {eeprom/eeprom_params[crc32_eeprom][12]} {eeprom/eeprom_params[crc32_eeprom][13]} {eeprom/eeprom_params[crc32_eeprom][14]} {eeprom/eeprom_params[crc32_eeprom][15]} {eeprom/eeprom_params[crc32_eeprom][16]} {eeprom/eeprom_params[crc32_eeprom][17]} {eeprom/eeprom_params[crc32_eeprom][18]} {eeprom/eeprom_params[crc32_eeprom][19]} {eeprom/eeprom_params[crc32_eeprom][20]} {eeprom/eeprom_params[crc32_eeprom][21]} {eeprom/eeprom_params[crc32_eeprom][22]} {eeprom/eeprom_params[crc32_eeprom][23]} {eeprom/eeprom_params[crc32_eeprom][24]} {eeprom/eeprom_params[crc32_eeprom][25]} {eeprom/eeprom_params[crc32_eeprom][26]} {eeprom/eeprom_params[crc32_eeprom][27]} {eeprom/eeprom_params[crc32_eeprom][28]} {eeprom/eeprom_params[crc32_eeprom][29]} {eeprom/eeprom_params[crc32_eeprom][30]} {eeprom/eeprom_params[crc32_eeprom][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 32 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {eeprom/eeprom_params[tp1_adc_delay][0]} {eeprom/eeprom_params[tp1_adc_delay][1]} {eeprom/eeprom_params[tp1_adc_delay][2]} {eeprom/eeprom_params[tp1_adc_delay][3]} {eeprom/eeprom_params[tp1_adc_delay][4]} {eeprom/eeprom_params[tp1_adc_delay][5]} {eeprom/eeprom_params[tp1_adc_delay][6]} {eeprom/eeprom_params[tp1_adc_delay][7]} {eeprom/eeprom_params[tp1_adc_delay][8]} {eeprom/eeprom_params[tp1_adc_delay][9]} {eeprom/eeprom_params[tp1_adc_delay][10]} {eeprom/eeprom_params[tp1_adc_delay][11]} {eeprom/eeprom_params[tp1_adc_delay][12]} {eeprom/eeprom_params[tp1_adc_delay][13]} {eeprom/eeprom_params[tp1_adc_delay][14]} {eeprom/eeprom_params[tp1_adc_delay][15]} {eeprom/eeprom_params[tp1_adc_delay][16]} {eeprom/eeprom_params[tp1_adc_delay][17]} {eeprom/eeprom_params[tp1_adc_delay][18]} {eeprom/eeprom_params[tp1_adc_delay][19]} {eeprom/eeprom_params[tp1_adc_delay][20]} {eeprom/eeprom_params[tp1_adc_delay][21]} {eeprom/eeprom_params[tp1_adc_delay][22]} {eeprom/eeprom_params[tp1_adc_delay][23]} {eeprom/eeprom_params[tp1_adc_delay][24]} {eeprom/eeprom_params[tp1_adc_delay][25]} {eeprom/eeprom_params[tp1_adc_delay][26]} {eeprom/eeprom_params[tp1_adc_delay][27]} {eeprom/eeprom_params[tp1_adc_delay][28]} {eeprom/eeprom_params[tp1_adc_delay][29]} {eeprom/eeprom_params[tp1_adc_delay][30]} {eeprom/eeprom_params[tp1_adc_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 32 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {eeprom/eeprom_params[tp2_base_high_limit][0]} {eeprom/eeprom_params[tp2_base_high_limit][1]} {eeprom/eeprom_params[tp2_base_high_limit][2]} {eeprom/eeprom_params[tp2_base_high_limit][3]} {eeprom/eeprom_params[tp2_base_high_limit][4]} {eeprom/eeprom_params[tp2_base_high_limit][5]} {eeprom/eeprom_params[tp2_base_high_limit][6]} {eeprom/eeprom_params[tp2_base_high_limit][7]} {eeprom/eeprom_params[tp2_base_high_limit][8]} {eeprom/eeprom_params[tp2_base_high_limit][9]} {eeprom/eeprom_params[tp2_base_high_limit][10]} {eeprom/eeprom_params[tp2_base_high_limit][11]} {eeprom/eeprom_params[tp2_base_high_limit][12]} {eeprom/eeprom_params[tp2_base_high_limit][13]} {eeprom/eeprom_params[tp2_base_high_limit][14]} {eeprom/eeprom_params[tp2_base_high_limit][15]} {eeprom/eeprom_params[tp2_base_high_limit][16]} {eeprom/eeprom_params[tp2_base_high_limit][17]} {eeprom/eeprom_params[tp2_base_high_limit][18]} {eeprom/eeprom_params[tp2_base_high_limit][19]} {eeprom/eeprom_params[tp2_base_high_limit][20]} {eeprom/eeprom_params[tp2_base_high_limit][21]} {eeprom/eeprom_params[tp2_base_high_limit][22]} {eeprom/eeprom_params[tp2_base_high_limit][23]} {eeprom/eeprom_params[tp2_base_high_limit][24]} {eeprom/eeprom_params[tp2_base_high_limit][25]} {eeprom/eeprom_params[tp2_base_high_limit][26]} {eeprom/eeprom_params[tp2_base_high_limit][27]} {eeprom/eeprom_params[tp2_base_high_limit][28]} {eeprom/eeprom_params[tp2_base_high_limit][29]} {eeprom/eeprom_params[tp2_base_high_limit][30]} {eeprom/eeprom_params[tp2_base_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 32 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {eeprom/eeprom_spi/shift_register[0]} {eeprom/eeprom_spi/shift_register[1]} {eeprom/eeprom_spi/shift_register[2]} {eeprom/eeprom_spi/shift_register[3]} {eeprom/eeprom_spi/shift_register[4]} {eeprom/eeprom_spi/shift_register[5]} {eeprom/eeprom_spi/shift_register[6]} {eeprom/eeprom_spi/shift_register[7]} {eeprom/eeprom_spi/shift_register[8]} {eeprom/eeprom_spi/shift_register[9]} {eeprom/eeprom_spi/shift_register[10]} {eeprom/eeprom_spi/shift_register[11]} {eeprom/eeprom_spi/shift_register[12]} {eeprom/eeprom_spi/shift_register[13]} {eeprom/eeprom_spi/shift_register[14]} {eeprom/eeprom_spi/shift_register[15]} {eeprom/eeprom_spi/shift_register[16]} {eeprom/eeprom_spi/shift_register[17]} {eeprom/eeprom_spi/shift_register[18]} {eeprom/eeprom_spi/shift_register[19]} {eeprom/eeprom_spi/shift_register[20]} {eeprom/eeprom_spi/shift_register[21]} {eeprom/eeprom_spi/shift_register[22]} {eeprom/eeprom_spi/shift_register[23]} {eeprom/eeprom_spi/shift_register[24]} {eeprom/eeprom_spi/shift_register[25]} {eeprom/eeprom_spi/shift_register[26]} {eeprom/eeprom_spi/shift_register[27]} {eeprom/eeprom_spi/shift_register[28]} {eeprom/eeprom_spi/shift_register[29]} {eeprom/eeprom_spi/shift_register[30]} {eeprom/eeprom_spi/shift_register[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 3 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {eeprom/eeprom_state__0[0]} {eeprom/eeprom_state__0[1]} {eeprom/eeprom_state__0[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 32 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {eeprom/eeprom_params[tp2_pos_level][0]} {eeprom/eeprom_params[tp2_pos_level][1]} {eeprom/eeprom_params[tp2_pos_level][2]} {eeprom/eeprom_params[tp2_pos_level][3]} {eeprom/eeprom_params[tp2_pos_level][4]} {eeprom/eeprom_params[tp2_pos_level][5]} {eeprom/eeprom_params[tp2_pos_level][6]} {eeprom/eeprom_params[tp2_pos_level][7]} {eeprom/eeprom_params[tp2_pos_level][8]} {eeprom/eeprom_params[tp2_pos_level][9]} {eeprom/eeprom_params[tp2_pos_level][10]} {eeprom/eeprom_params[tp2_pos_level][11]} {eeprom/eeprom_params[tp2_pos_level][12]} {eeprom/eeprom_params[tp2_pos_level][13]} {eeprom/eeprom_params[tp2_pos_level][14]} {eeprom/eeprom_params[tp2_pos_level][15]} {eeprom/eeprom_params[tp2_pos_level][16]} {eeprom/eeprom_params[tp2_pos_level][17]} {eeprom/eeprom_params[tp2_pos_level][18]} {eeprom/eeprom_params[tp2_pos_level][19]} {eeprom/eeprom_params[tp2_pos_level][20]} {eeprom/eeprom_params[tp2_pos_level][21]} {eeprom/eeprom_params[tp2_pos_level][22]} {eeprom/eeprom_params[tp2_pos_level][23]} {eeprom/eeprom_params[tp2_pos_level][24]} {eeprom/eeprom_params[tp2_pos_level][25]} {eeprom/eeprom_params[tp2_pos_level][26]} {eeprom/eeprom_params[tp2_pos_level][27]} {eeprom/eeprom_params[tp2_pos_level][28]} {eeprom/eeprom_params[tp2_pos_level][29]} {eeprom/eeprom_params[tp2_pos_level][30]} {eeprom/eeprom_params[tp2_pos_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 32 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {eeprom/eeprom_params[tp3_neg_level][0]} {eeprom/eeprom_params[tp3_neg_level][1]} {eeprom/eeprom_params[tp3_neg_level][2]} {eeprom/eeprom_params[tp3_neg_level][3]} {eeprom/eeprom_params[tp3_neg_level][4]} {eeprom/eeprom_params[tp3_neg_level][5]} {eeprom/eeprom_params[tp3_neg_level][6]} {eeprom/eeprom_params[tp3_neg_level][7]} {eeprom/eeprom_params[tp3_neg_level][8]} {eeprom/eeprom_params[tp3_neg_level][9]} {eeprom/eeprom_params[tp3_neg_level][10]} {eeprom/eeprom_params[tp3_neg_level][11]} {eeprom/eeprom_params[tp3_neg_level][12]} {eeprom/eeprom_params[tp3_neg_level][13]} {eeprom/eeprom_params[tp3_neg_level][14]} {eeprom/eeprom_params[tp3_neg_level][15]} {eeprom/eeprom_params[tp3_neg_level][16]} {eeprom/eeprom_params[tp3_neg_level][17]} {eeprom/eeprom_params[tp3_neg_level][18]} {eeprom/eeprom_params[tp3_neg_level][19]} {eeprom/eeprom_params[tp3_neg_level][20]} {eeprom/eeprom_params[tp3_neg_level][21]} {eeprom/eeprom_params[tp3_neg_level][22]} {eeprom/eeprom_params[tp3_neg_level][23]} {eeprom/eeprom_params[tp3_neg_level][24]} {eeprom/eeprom_params[tp3_neg_level][25]} {eeprom/eeprom_params[tp3_neg_level][26]} {eeprom/eeprom_params[tp3_neg_level][27]} {eeprom/eeprom_params[tp3_neg_level][28]} {eeprom/eeprom_params[tp3_neg_level][29]} {eeprom/eeprom_params[tp3_neg_level][30]} {eeprom/eeprom_params[tp3_neg_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 32 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {eeprom/eeprom_params[tp1_peak_low_limit][0]} {eeprom/eeprom_params[tp1_peak_low_limit][1]} {eeprom/eeprom_params[tp1_peak_low_limit][2]} {eeprom/eeprom_params[tp1_peak_low_limit][3]} {eeprom/eeprom_params[tp1_peak_low_limit][4]} {eeprom/eeprom_params[tp1_peak_low_limit][5]} {eeprom/eeprom_params[tp1_peak_low_limit][6]} {eeprom/eeprom_params[tp1_peak_low_limit][7]} {eeprom/eeprom_params[tp1_peak_low_limit][8]} {eeprom/eeprom_params[tp1_peak_low_limit][9]} {eeprom/eeprom_params[tp1_peak_low_limit][10]} {eeprom/eeprom_params[tp1_peak_low_limit][11]} {eeprom/eeprom_params[tp1_peak_low_limit][12]} {eeprom/eeprom_params[tp1_peak_low_limit][13]} {eeprom/eeprom_params[tp1_peak_low_limit][14]} {eeprom/eeprom_params[tp1_peak_low_limit][15]} {eeprom/eeprom_params[tp1_peak_low_limit][16]} {eeprom/eeprom_params[tp1_peak_low_limit][17]} {eeprom/eeprom_params[tp1_peak_low_limit][18]} {eeprom/eeprom_params[tp1_peak_low_limit][19]} {eeprom/eeprom_params[tp1_peak_low_limit][20]} {eeprom/eeprom_params[tp1_peak_low_limit][21]} {eeprom/eeprom_params[tp1_peak_low_limit][22]} {eeprom/eeprom_params[tp1_peak_low_limit][23]} {eeprom/eeprom_params[tp1_peak_low_limit][24]} {eeprom/eeprom_params[tp1_peak_low_limit][25]} {eeprom/eeprom_params[tp1_peak_low_limit][26]} {eeprom/eeprom_params[tp1_peak_low_limit][27]} {eeprom/eeprom_params[tp1_peak_low_limit][28]} {eeprom/eeprom_params[tp1_peak_low_limit][29]} {eeprom/eeprom_params[tp1_peak_low_limit][30]} {eeprom/eeprom_params[tp1_peak_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 32 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {eeprom/eeprom_params[tp2_pulse_delay][0]} {eeprom/eeprom_params[tp2_pulse_delay][1]} {eeprom/eeprom_params[tp2_pulse_delay][2]} {eeprom/eeprom_params[tp2_pulse_delay][3]} {eeprom/eeprom_params[tp2_pulse_delay][4]} {eeprom/eeprom_params[tp2_pulse_delay][5]} {eeprom/eeprom_params[tp2_pulse_delay][6]} {eeprom/eeprom_params[tp2_pulse_delay][7]} {eeprom/eeprom_params[tp2_pulse_delay][8]} {eeprom/eeprom_params[tp2_pulse_delay][9]} {eeprom/eeprom_params[tp2_pulse_delay][10]} {eeprom/eeprom_params[tp2_pulse_delay][11]} {eeprom/eeprom_params[tp2_pulse_delay][12]} {eeprom/eeprom_params[tp2_pulse_delay][13]} {eeprom/eeprom_params[tp2_pulse_delay][14]} {eeprom/eeprom_params[tp2_pulse_delay][15]} {eeprom/eeprom_params[tp2_pulse_delay][16]} {eeprom/eeprom_params[tp2_pulse_delay][17]} {eeprom/eeprom_params[tp2_pulse_delay][18]} {eeprom/eeprom_params[tp2_pulse_delay][19]} {eeprom/eeprom_params[tp2_pulse_delay][20]} {eeprom/eeprom_params[tp2_pulse_delay][21]} {eeprom/eeprom_params[tp2_pulse_delay][22]} {eeprom/eeprom_params[tp2_pulse_delay][23]} {eeprom/eeprom_params[tp2_pulse_delay][24]} {eeprom/eeprom_params[tp2_pulse_delay][25]} {eeprom/eeprom_params[tp2_pulse_delay][26]} {eeprom/eeprom_params[tp2_pulse_delay][27]} {eeprom/eeprom_params[tp2_pulse_delay][28]} {eeprom/eeprom_params[tp2_pulse_delay][29]} {eeprom/eeprom_params[tp2_pulse_delay][30]} {eeprom/eeprom_params[tp2_pulse_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 32 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {eeprom/eeprom_params[tp3_pos_level][0]} {eeprom/eeprom_params[tp3_pos_level][1]} {eeprom/eeprom_params[tp3_pos_level][2]} {eeprom/eeprom_params[tp3_pos_level][3]} {eeprom/eeprom_params[tp3_pos_level][4]} {eeprom/eeprom_params[tp3_pos_level][5]} {eeprom/eeprom_params[tp3_pos_level][6]} {eeprom/eeprom_params[tp3_pos_level][7]} {eeprom/eeprom_params[tp3_pos_level][8]} {eeprom/eeprom_params[tp3_pos_level][9]} {eeprom/eeprom_params[tp3_pos_level][10]} {eeprom/eeprom_params[tp3_pos_level][11]} {eeprom/eeprom_params[tp3_pos_level][12]} {eeprom/eeprom_params[tp3_pos_level][13]} {eeprom/eeprom_params[tp3_pos_level][14]} {eeprom/eeprom_params[tp3_pos_level][15]} {eeprom/eeprom_params[tp3_pos_level][16]} {eeprom/eeprom_params[tp3_pos_level][17]} {eeprom/eeprom_params[tp3_pos_level][18]} {eeprom/eeprom_params[tp3_pos_level][19]} {eeprom/eeprom_params[tp3_pos_level][20]} {eeprom/eeprom_params[tp3_pos_level][21]} {eeprom/eeprom_params[tp3_pos_level][22]} {eeprom/eeprom_params[tp3_pos_level][23]} {eeprom/eeprom_params[tp3_pos_level][24]} {eeprom/eeprom_params[tp3_pos_level][25]} {eeprom/eeprom_params[tp3_pos_level][26]} {eeprom/eeprom_params[tp3_pos_level][27]} {eeprom/eeprom_params[tp3_pos_level][28]} {eeprom/eeprom_params[tp3_pos_level][29]} {eeprom/eeprom_params[tp3_pos_level][30]} {eeprom/eeprom_params[tp3_pos_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 32 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {eeprom/eeprom_params[tp3_pulse_width][0]} {eeprom/eeprom_params[tp3_pulse_width][1]} {eeprom/eeprom_params[tp3_pulse_width][2]} {eeprom/eeprom_params[tp3_pulse_width][3]} {eeprom/eeprom_params[tp3_pulse_width][4]} {eeprom/eeprom_params[tp3_pulse_width][5]} {eeprom/eeprom_params[tp3_pulse_width][6]} {eeprom/eeprom_params[tp3_pulse_width][7]} {eeprom/eeprom_params[tp3_pulse_width][8]} {eeprom/eeprom_params[tp3_pulse_width][9]} {eeprom/eeprom_params[tp3_pulse_width][10]} {eeprom/eeprom_params[tp3_pulse_width][11]} {eeprom/eeprom_params[tp3_pulse_width][12]} {eeprom/eeprom_params[tp3_pulse_width][13]} {eeprom/eeprom_params[tp3_pulse_width][14]} {eeprom/eeprom_params[tp3_pulse_width][15]} {eeprom/eeprom_params[tp3_pulse_width][16]} {eeprom/eeprom_params[tp3_pulse_width][17]} {eeprom/eeprom_params[tp3_pulse_width][18]} {eeprom/eeprom_params[tp3_pulse_width][19]} {eeprom/eeprom_params[tp3_pulse_width][20]} {eeprom/eeprom_params[tp3_pulse_width][21]} {eeprom/eeprom_params[tp3_pulse_width][22]} {eeprom/eeprom_params[tp3_pulse_width][23]} {eeprom/eeprom_params[tp3_pulse_width][24]} {eeprom/eeprom_params[tp3_pulse_width][25]} {eeprom/eeprom_params[tp3_pulse_width][26]} {eeprom/eeprom_params[tp3_pulse_width][27]} {eeprom/eeprom_params[tp3_pulse_width][28]} {eeprom/eeprom_params[tp3_pulse_width][29]} {eeprom/eeprom_params[tp3_pulse_width][30]} {eeprom/eeprom_params[tp3_pulse_width][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 32 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {eeprom/eeprom_params[accum_q_min][0]} {eeprom/eeprom_params[accum_q_min][1]} {eeprom/eeprom_params[accum_q_min][2]} {eeprom/eeprom_params[accum_q_min][3]} {eeprom/eeprom_params[accum_q_min][4]} {eeprom/eeprom_params[accum_q_min][5]} {eeprom/eeprom_params[accum_q_min][6]} {eeprom/eeprom_params[accum_q_min][7]} {eeprom/eeprom_params[accum_q_min][8]} {eeprom/eeprom_params[accum_q_min][9]} {eeprom/eeprom_params[accum_q_min][10]} {eeprom/eeprom_params[accum_q_min][11]} {eeprom/eeprom_params[accum_q_min][12]} {eeprom/eeprom_params[accum_q_min][13]} {eeprom/eeprom_params[accum_q_min][14]} {eeprom/eeprom_params[accum_q_min][15]} {eeprom/eeprom_params[accum_q_min][16]} {eeprom/eeprom_params[accum_q_min][17]} {eeprom/eeprom_params[accum_q_min][18]} {eeprom/eeprom_params[accum_q_min][19]} {eeprom/eeprom_params[accum_q_min][20]} {eeprom/eeprom_params[accum_q_min][21]} {eeprom/eeprom_params[accum_q_min][22]} {eeprom/eeprom_params[accum_q_min][23]} {eeprom/eeprom_params[accum_q_min][24]} {eeprom/eeprom_params[accum_q_min][25]} {eeprom/eeprom_params[accum_q_min][26]} {eeprom/eeprom_params[accum_q_min][27]} {eeprom/eeprom_params[accum_q_min][28]} {eeprom/eeprom_params[accum_q_min][29]} {eeprom/eeprom_params[accum_q_min][30]} {eeprom/eeprom_params[accum_q_min][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 32 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {eeprom/eeprom_params[beam_adc_delay][0]} {eeprom/eeprom_params[beam_adc_delay][1]} {eeprom/eeprom_params[beam_adc_delay][2]} {eeprom/eeprom_params[beam_adc_delay][3]} {eeprom/eeprom_params[beam_adc_delay][4]} {eeprom/eeprom_params[beam_adc_delay][5]} {eeprom/eeprom_params[beam_adc_delay][6]} {eeprom/eeprom_params[beam_adc_delay][7]} {eeprom/eeprom_params[beam_adc_delay][8]} {eeprom/eeprom_params[beam_adc_delay][9]} {eeprom/eeprom_params[beam_adc_delay][10]} {eeprom/eeprom_params[beam_adc_delay][11]} {eeprom/eeprom_params[beam_adc_delay][12]} {eeprom/eeprom_params[beam_adc_delay][13]} {eeprom/eeprom_params[beam_adc_delay][14]} {eeprom/eeprom_params[beam_adc_delay][15]} {eeprom/eeprom_params[beam_adc_delay][16]} {eeprom/eeprom_params[beam_adc_delay][17]} {eeprom/eeprom_params[beam_adc_delay][18]} {eeprom/eeprom_params[beam_adc_delay][19]} {eeprom/eeprom_params[beam_adc_delay][20]} {eeprom/eeprom_params[beam_adc_delay][21]} {eeprom/eeprom_params[beam_adc_delay][22]} {eeprom/eeprom_params[beam_adc_delay][23]} {eeprom/eeprom_params[beam_adc_delay][24]} {eeprom/eeprom_params[beam_adc_delay][25]} {eeprom/eeprom_params[beam_adc_delay][26]} {eeprom/eeprom_params[beam_adc_delay][27]} {eeprom/eeprom_params[beam_adc_delay][28]} {eeprom/eeprom_params[beam_adc_delay][29]} {eeprom/eeprom_params[beam_adc_delay][30]} {eeprom/eeprom_params[beam_adc_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {eeprom/eeprom_params[tp2_pulse_width][0]} {eeprom/eeprom_params[tp2_pulse_width][1]} {eeprom/eeprom_params[tp2_pulse_width][2]} {eeprom/eeprom_params[tp2_pulse_width][3]} {eeprom/eeprom_params[tp2_pulse_width][4]} {eeprom/eeprom_params[tp2_pulse_width][5]} {eeprom/eeprom_params[tp2_pulse_width][6]} {eeprom/eeprom_params[tp2_pulse_width][7]} {eeprom/eeprom_params[tp2_pulse_width][8]} {eeprom/eeprom_params[tp2_pulse_width][9]} {eeprom/eeprom_params[tp2_pulse_width][10]} {eeprom/eeprom_params[tp2_pulse_width][11]} {eeprom/eeprom_params[tp2_pulse_width][12]} {eeprom/eeprom_params[tp2_pulse_width][13]} {eeprom/eeprom_params[tp2_pulse_width][14]} {eeprom/eeprom_params[tp2_pulse_width][15]} {eeprom/eeprom_params[tp2_pulse_width][16]} {eeprom/eeprom_params[tp2_pulse_width][17]} {eeprom/eeprom_params[tp2_pulse_width][18]} {eeprom/eeprom_params[tp2_pulse_width][19]} {eeprom/eeprom_params[tp2_pulse_width][20]} {eeprom/eeprom_params[tp2_pulse_width][21]} {eeprom/eeprom_params[tp2_pulse_width][22]} {eeprom/eeprom_params[tp2_pulse_width][23]} {eeprom/eeprom_params[tp2_pulse_width][24]} {eeprom/eeprom_params[tp2_pulse_width][25]} {eeprom/eeprom_params[tp2_pulse_width][26]} {eeprom/eeprom_params[tp2_pulse_width][27]} {eeprom/eeprom_params[tp2_pulse_width][28]} {eeprom/eeprom_params[tp2_pulse_width][29]} {eeprom/eeprom_params[tp2_pulse_width][30]} {eeprom/eeprom_params[tp2_pulse_width][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 32 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {eeprom/eeprom_params[tp3_base_high_limit][0]} {eeprom/eeprom_params[tp3_base_high_limit][1]} {eeprom/eeprom_params[tp3_base_high_limit][2]} {eeprom/eeprom_params[tp3_base_high_limit][3]} {eeprom/eeprom_params[tp3_base_high_limit][4]} {eeprom/eeprom_params[tp3_base_high_limit][5]} {eeprom/eeprom_params[tp3_base_high_limit][6]} {eeprom/eeprom_params[tp3_base_high_limit][7]} {eeprom/eeprom_params[tp3_base_high_limit][8]} {eeprom/eeprom_params[tp3_base_high_limit][9]} {eeprom/eeprom_params[tp3_base_high_limit][10]} {eeprom/eeprom_params[tp3_base_high_limit][11]} {eeprom/eeprom_params[tp3_base_high_limit][12]} {eeprom/eeprom_params[tp3_base_high_limit][13]} {eeprom/eeprom_params[tp3_base_high_limit][14]} {eeprom/eeprom_params[tp3_base_high_limit][15]} {eeprom/eeprom_params[tp3_base_high_limit][16]} {eeprom/eeprom_params[tp3_base_high_limit][17]} {eeprom/eeprom_params[tp3_base_high_limit][18]} {eeprom/eeprom_params[tp3_base_high_limit][19]} {eeprom/eeprom_params[tp3_base_high_limit][20]} {eeprom/eeprom_params[tp3_base_high_limit][21]} {eeprom/eeprom_params[tp3_base_high_limit][22]} {eeprom/eeprom_params[tp3_base_high_limit][23]} {eeprom/eeprom_params[tp3_base_high_limit][24]} {eeprom/eeprom_params[tp3_base_high_limit][25]} {eeprom/eeprom_params[tp3_base_high_limit][26]} {eeprom/eeprom_params[tp3_base_high_limit][27]} {eeprom/eeprom_params[tp3_base_high_limit][28]} {eeprom/eeprom_params[tp3_base_high_limit][29]} {eeprom/eeprom_params[tp3_base_high_limit][30]} {eeprom/eeprom_params[tp3_base_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 32 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {eeprom/eeprom_params[tp3_peak_high_limit][0]} {eeprom/eeprom_params[tp3_peak_high_limit][1]} {eeprom/eeprom_params[tp3_peak_high_limit][2]} {eeprom/eeprom_params[tp3_peak_high_limit][3]} {eeprom/eeprom_params[tp3_peak_high_limit][4]} {eeprom/eeprom_params[tp3_peak_high_limit][5]} {eeprom/eeprom_params[tp3_peak_high_limit][6]} {eeprom/eeprom_params[tp3_peak_high_limit][7]} {eeprom/eeprom_params[tp3_peak_high_limit][8]} {eeprom/eeprom_params[tp3_peak_high_limit][9]} {eeprom/eeprom_params[tp3_peak_high_limit][10]} {eeprom/eeprom_params[tp3_peak_high_limit][11]} {eeprom/eeprom_params[tp3_peak_high_limit][12]} {eeprom/eeprom_params[tp3_peak_high_limit][13]} {eeprom/eeprom_params[tp3_peak_high_limit][14]} {eeprom/eeprom_params[tp3_peak_high_limit][15]} {eeprom/eeprom_params[tp3_peak_high_limit][16]} {eeprom/eeprom_params[tp3_peak_high_limit][17]} {eeprom/eeprom_params[tp3_peak_high_limit][18]} {eeprom/eeprom_params[tp3_peak_high_limit][19]} {eeprom/eeprom_params[tp3_peak_high_limit][20]} {eeprom/eeprom_params[tp3_peak_high_limit][21]} {eeprom/eeprom_params[tp3_peak_high_limit][22]} {eeprom/eeprom_params[tp3_peak_high_limit][23]} {eeprom/eeprom_params[tp3_peak_high_limit][24]} {eeprom/eeprom_params[tp3_peak_high_limit][25]} {eeprom/eeprom_params[tp3_peak_high_limit][26]} {eeprom/eeprom_params[tp3_peak_high_limit][27]} {eeprom/eeprom_params[tp3_peak_high_limit][28]} {eeprom/eeprom_params[tp3_peak_high_limit][29]} {eeprom/eeprom_params[tp3_peak_high_limit][30]} {eeprom/eeprom_params[tp3_peak_high_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 32 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {eeprom/eeprom_params[tp1_int_low_limit][0]} {eeprom/eeprom_params[tp1_int_low_limit][1]} {eeprom/eeprom_params[tp1_int_low_limit][2]} {eeprom/eeprom_params[tp1_int_low_limit][3]} {eeprom/eeprom_params[tp1_int_low_limit][4]} {eeprom/eeprom_params[tp1_int_low_limit][5]} {eeprom/eeprom_params[tp1_int_low_limit][6]} {eeprom/eeprom_params[tp1_int_low_limit][7]} {eeprom/eeprom_params[tp1_int_low_limit][8]} {eeprom/eeprom_params[tp1_int_low_limit][9]} {eeprom/eeprom_params[tp1_int_low_limit][10]} {eeprom/eeprom_params[tp1_int_low_limit][11]} {eeprom/eeprom_params[tp1_int_low_limit][12]} {eeprom/eeprom_params[tp1_int_low_limit][13]} {eeprom/eeprom_params[tp1_int_low_limit][14]} {eeprom/eeprom_params[tp1_int_low_limit][15]} {eeprom/eeprom_params[tp1_int_low_limit][16]} {eeprom/eeprom_params[tp1_int_low_limit][17]} {eeprom/eeprom_params[tp1_int_low_limit][18]} {eeprom/eeprom_params[tp1_int_low_limit][19]} {eeprom/eeprom_params[tp1_int_low_limit][20]} {eeprom/eeprom_params[tp1_int_low_limit][21]} {eeprom/eeprom_params[tp1_int_low_limit][22]} {eeprom/eeprom_params[tp1_int_low_limit][23]} {eeprom/eeprom_params[tp1_int_low_limit][24]} {eeprom/eeprom_params[tp1_int_low_limit][25]} {eeprom/eeprom_params[tp1_int_low_limit][26]} {eeprom/eeprom_params[tp1_int_low_limit][27]} {eeprom/eeprom_params[tp1_int_low_limit][28]} {eeprom/eeprom_params[tp1_int_low_limit][29]} {eeprom/eeprom_params[tp1_int_low_limit][30]} {eeprom/eeprom_params[tp1_int_low_limit][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list eeprom/csn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list eeprom/din]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list eeprom/dout]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list eeprom/eeprom_spi/sclk]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list eeprom/eeprom_spi/sclk_int]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list eeprom/eeprom_spi/spi_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list send_results/start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list eeprom/trig]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list send_results/tx_data_enb]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets dbg_OBUF_BUFG[0]]
