/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_pau_2.H $        */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#include "proc_scomt.H"

#ifndef __p10_scom_pau_2_H_
#define __p10_scom_pau_2_H_


namespace scomt
{
namespace pau
{


static const uint64_t CS_CTL_MISC_BDF2PE_0_CONFIG = 0x100109b0ull;

static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_ENABLE = 0;
static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_WILDCARD = 1;
static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_RESERVED = 2;
static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_RESERVED_LEN = 2;
static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_PE = 4;
static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_PE_LEN = 4;
static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_BDF = 8;
static const uint32_t CS_CTL_MISC_BDF2PE_0_CONFIG_BDF_LEN = 16;
// pau/reg00177.H

static const uint64_t CS_CTL_MISC_CERR_MESSAGE1 = 0x10010999ull;

static const uint32_t CS_CTL_MISC_CERR_MESSAGE1_CERR_MESSAGE_BITS1 = 0;
static const uint32_t CS_CTL_MISC_CERR_MESSAGE1_CERR_MESSAGE_BITS1_LEN = 64;
// pau/reg00177.H

static const uint64_t CS_CTL_MISC_CONFIG1 = 0x10010981ull;

static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_DIV2_COUNT_AT_EXP = 0;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_DIV2_COUNT_AT_EXP = 0;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_DIS_DYN_ADJ = 1;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_DIS_DYN_ADJ = 1;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_DIS_DYN_LVL_ADJ = 2;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_DIS_DYN_LVL_ADJ = 2;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_THRESH1 = 3;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_THRESH1_LEN = 6;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_THRESH1 = 3;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_THRESH1_LEN = 6;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_THRESH2 = 9;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_THRESH2_LEN = 6;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_THRESH2 = 9;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_THRESH2_LEN = 6;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_MAX_LEVEL = 15;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_MRBCP_MAX_LEVEL_LEN = 4;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_MAX_LEVEL = 15;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_MRBCP_MAX_LEVEL_LEN = 4;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_BRK0_FENCE_TO_INHIBIT_MASK = 19;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_BRK1_FENCE_TO_INHIBIT_MASK = 20;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_BRK2_FENCE_TO_INHIBIT_MASK = 21;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_BRK3_FENCE_TO_INHIBIT_MASK = 22;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_BRK4_FENCE_TO_INHIBIT_MASK = 23;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_FIR_TO_INHIBIT_MASK = 24;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_FIR_TO_INHIBIT_MASK_LEN = 16;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_HOST_TAG_SIZE = 40;
static const uint32_t CS_CTL_MISC_CONFIG1_S_CTL_MISC_CONFIG_HOST_TAG_SIZE_LEN = 4;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSHT_CORRENAB = 44;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSHT_INJECT_ENABLE1 = 45;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSHT_INJECT_ENABLE2 = 46;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSNX_CORRENAB = 47;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSNX_INJECT_ENABLE1 = 48;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSNX_INJECT_ENABLE2 = 49;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSPV_CORRENAB = 50;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSPV_INJECT_ENABLE1 = 51;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PSPV_INJECT_ENABLE2 = 52;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_XSL_QUICK_FENCE_TO_INHIBIT_MASK = 53;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_ENABLE_TRUSTED = 54;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_CL_DMA_INJ_D_BIT = 55;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PR_DMA_INJ_D_BIT = 56;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_CL_DMA_INJ_PRESYNC_D_BIT = 57;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_PR_DMA_INJ_PRESYNC_D_BIT = 58;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG_FORCE_OW_ENA_MASK_1111 = 59;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG1_RESERVED3 = 60;
static const uint32_t CS_CTL_MISC_CONFIG1_ONFIG1_RESERVED3_LEN = 4;
// pau/reg00177.H

static const uint64_t CS_CTL_MISC_DEBUG1_CONFIG = 0x10010989ull;

static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD0 = 0;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD0_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD1 = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD1_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD2 = 10;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD2_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD3 = 15;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD3_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD4 = 20;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD4_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD5 = 25;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD5_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD6 = 30;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD6_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD7 = 35;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD7_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD8 = 40;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD8_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD9 = 45;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD9_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD10 = 50;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_POD10_LEN = 5;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_RESERVED1 = 55;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_RESERVED1_LEN = 8;
static const uint32_t CS_CTL_MISC_DEBUG1_CONFIG_ACT = 63;
// pau/reg00177.H

static const uint64_t CS_CTL_MISC_ELOGGER_CONTROL = 0x100109aaull;

static const uint32_t CS_CTL_MISC_ELOGGER_CONTROL_ENABLE = 0;
static const uint32_t CS_CTL_MISC_ELOGGER_CONTROL_FLUSH = 1;
static const uint32_t CS_CTL_MISC_ELOGGER_CONTROL_RESERVED1 = 2;
static const uint32_t CS_CTL_MISC_ELOGGER_CONTROL_RESERVED1_LEN = 14;
// pau/reg00177.H

static const uint64_t CS_CTL_MISC_FENCE_CONTROL0 = 0x100109a1ull;

static const uint32_t CS_CTL_MISC_FENCE_CONTROL0_0_REQUEST_FENCE = 0;
static const uint32_t CS_CTL_MISC_FENCE_CONTROL0_0_REQUEST_FENCE_LEN = 2;
static const uint32_t CS_CTL_MISC_FENCE_CONTROL0__CONTROL0_RESERVED = 2;
static const uint32_t CS_CTL_MISC_FENCE_CONTROL0__CONTROL0_RESERVED_LEN = 2;
// pau/reg00177.H

static const uint64_t CS_CTL_MISC_INHIBIT_CONFIG = 0x1001098bull;

static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ0 = 0;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ0_LEN = 4;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ0 = 4;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ0_LEN = 2;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_BLOCKY0 = 6;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_ONESHOT0 = 7;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST0 = 8;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST0_LEN = 8;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ1 = 16;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ1_LEN = 4;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ1 = 20;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ1_LEN = 2;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_BLOCKY1 = 22;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_ONESHOT1 = 23;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST1 = 24;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST1_LEN = 8;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ2 = 32;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ2_LEN = 4;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ2 = 36;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ2_LEN = 2;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_BLOCKY2 = 38;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_ONESHOT2 = 39;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST2 = 40;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST2_LEN = 8;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ3 = 48;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_LFREQ3_LEN = 4;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ3 = 52;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_PFREQ3_LEN = 2;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_BLOCKY3 = 54;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_ONESHOT3 = 55;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST3 = 56;
static const uint32_t CS_CTL_MISC_INHIBIT_CONFIG_DEST3_LEN = 8;
// pau/reg00177.H

static const uint64_t CS_CTL_MISC_PERF_COUNT = 0x10010986ull;

static const uint32_t CS_CTL_MISC_PERF_COUNT_0 = 0;
static const uint32_t CS_CTL_MISC_PERF_COUNT_0_LEN = 16;
static const uint32_t CS_CTL_MISC_PERF_COUNT_1 = 16;
static const uint32_t CS_CTL_MISC_PERF_COUNT_1_LEN = 16;
static const uint32_t CS_CTL_MISC_PERF_COUNT_2 = 32;
static const uint32_t CS_CTL_MISC_PERF_COUNT_2_LEN = 16;
static const uint32_t CS_CTL_MISC_PERF_COUNT_3 = 48;
static const uint32_t CS_CTL_MISC_PERF_COUNT_3_LEN = 16;
// pau/reg00177.H

static const uint64_t CS_SM0_MCP_MISC_CERR_MASK1 = 0x10010813ull;

static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_NLGX_0 = 0;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_NLGX_1 = 1;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_NLGX_2 = 2;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_NLGX_3 = 3;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_FWD_0 = 4;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_FWD_1 = 5;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_FWD_2 = 6;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_FWD_3 = 7;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_0 = 8;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_1 = 9;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_2 = 10;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_3 = 11;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_4 = 12;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_5 = 13;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_6 = 14;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_AUE_7 = 15;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_0 = 16;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_1 = 17;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_2 = 18;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_3 = 19;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_4 = 20;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_5 = 21;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_6 = 22;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_7 = 23;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_8 = 24;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_9 = 25;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_10 = 26;
static const uint32_t CS_SM0_MCP_MISC_CERR_MASK1_PBF_11 = 27;
// pau/reg00177.H

static const uint64_t CS_SM0_MCP_MISC_CONFIG2 = 0x1001081eull;

static const uint32_t CS_SM0_MCP_MISC_CONFIG2__MCP_FIR_TO_INHIBIT_MASK = 0;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2__MCP_FIR_TO_INHIBIT_MASK_LEN = 12;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2__BRK0_FENCE_TO_INHIBIT_MASK = 12;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2__BRK1_FENCE_TO_INHIBIT_MASK = 13;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2__BRK2_FENCE_TO_INHIBIT_MASK = 14;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2__BRK3_FENCE_TO_INHIBIT_MASK = 15;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2__BRK4_FENCE_TO_INHIBIT_MASK = 16;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2_2_RESERVED = 17;
static const uint32_t CS_SM0_MCP_MISC_CONFIG2_2_RESERVED_LEN = 47;
// pau/reg00177.H

static const uint64_t CS_SM0_MCP_MISC_DEBUG3_CONFIG = 0x1001081cull;

static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE0 = 0;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE0_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE1 = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE1_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE2 = 14;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE2_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE3 = 21;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE3_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE4 = 28;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE4_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE5 = 35;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE5_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE6 = 42;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE6_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE7 = 49;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE7_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE8 = 56;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_BYTE8_LEN = 7;
static const uint32_t CS_SM0_MCP_MISC_DEBUG3_CONFIG_ACT = 63;
// pau/reg00177.H

static const uint64_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG = 0x10010819ull;

static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_RESERVED2 = 0;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_RESERVED2_LEN = 24;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_CRESP = 24;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_CRESP_LEN = 5;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_SCOPE = 29;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_SCOPE_LEN = 3;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_MCMD = 32;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_MCMD_LEN = 10;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_RESERVED1 = 42;
static const uint32_t CS_SM0_MCP_MISC_PERF_MASK_CONFIG_RESERVED1_LEN = 2;
// pau/reg00177.H

static const uint64_t CS_SM0_SNP_MISC_CERR_HOLD0 = 0x10010855ull;

static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_0 = 0;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_1 = 1;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_2 = 2;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_3 = 3;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_4 = 4;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_5 = 5;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_6 = 6;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NCF_7 = 7;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_0 = 8;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_1 = 9;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_2 = 10;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_3 = 11;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_4 = 12;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_5 = 13;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_6 = 14;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBR_7 = 15;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_0 = 16;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_1 = 17;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_2 = 18;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_3 = 19;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_4 = 20;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_5 = 21;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_6 = 22;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBP_7 = 23;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_0 = 24;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_1 = 25;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_2 = 26;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_3 = 27;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_4 = 28;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_5 = 29;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_6 = 30;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_7 = 31;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_8 = 32;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_9 = 33;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_10 = 34;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_PBC_11 = 35;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_0 = 36;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_1 = 37;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_2 = 38;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_3 = 39;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_4 = 40;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_5 = 41;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_6 = 42;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_7 = 43;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_8 = 44;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_9 = 45;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_10 = 46;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_11 = 47;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_12 = 48;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_13 = 49;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_14 = 50;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_15 = 51;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_16 = 52;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_17 = 53;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_18 = 54;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_19 = 55;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_20 = 56;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_21 = 57;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_22 = 58;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_NLG_23 = 59;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_SMV_0 = 60;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_SMV_1 = 61;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_SMV_2 = 62;
static const uint32_t CS_SM0_SNP_MISC_CERR_HOLD0_SMV_3 = 63;
// pau/reg00177.H

static const uint64_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3 = 0x10010841ull;

static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_TAG = 0;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_TAG_LEN = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK_LEN = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PAU = 28;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PCIE = 29;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_L2L3 = 30;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_RESERVED1 = 31;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART = 32;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND = 40;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART = 48;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_WREND = 56;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_SRC3_WREND_LEN = 8;
// pau/reg00177.H

static const uint64_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0 = 0x1001085cull;

static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_ABLE_0_7 = 0;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_ABLE_0_7_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY0 = 8;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY0_LEN = 4;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY1 = 12;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY1_LEN = 4;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY2 = 16;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY2_LEN = 4;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY3 = 20;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY3_LEN = 4;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY4 = 24;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY4_LEN = 4;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY5 = 28;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY5_LEN = 4;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY6 = 32;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY6_LEN = 4;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY7 = 36;
static const uint32_t CS_SM0_SNP_MISC_TOPOLOGY_TABLE0_TRY7_LEN = 4;
// pau/reg00177.H

static const uint64_t CS_SM1_MCP_MISC_CERR_MESSAGE2 = 0x10010868ull;

static const uint32_t CS_SM1_MCP_MISC_CERR_MESSAGE2_CERR_MESSAGE_BITS2 = 0;
static const uint32_t CS_SM1_MCP_MISC_CERR_MESSAGE2_CERR_MESSAGE_BITS2_LEN = 64;
// pau/reg00177.H

static const uint64_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG = 0x10010878ull;

static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_RESERVED2 = 0;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_RESERVED2_LEN = 24;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_CRESP = 24;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_CRESP_LEN = 5;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_SCOPE = 29;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_SCOPE_LEN = 3;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_MCMD = 32;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_MCMD_LEN = 10;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_RESERVED1 = 42;
static const uint32_t CS_SM1_MCP_MISC_PERF_MATCH_CONFIG_RESERVED1_LEN = 2;
// pau/reg00177.H

static const uint64_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0 = 0x100108a6ull;

static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_AND = 11;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_OR = 12;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1 = 29;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1_LEN = 3;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_WRENA = 32;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_RDENA = 33;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_AWENA = 34;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_ARENA = 35;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_WRENA = 36;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_RDENA = 37;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_AWENA = 38;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_ARENA = 39;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_WRENA = 40;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_RDENA = 41;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_AWENA = 42;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_ARENA = 43;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_WRENA = 44;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_RDENA = 45;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_AWENA = 46;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_ARENA = 47;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_WRENA = 48;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_RDENA = 49;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_AWENA = 50;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_ARENA = 51;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_WRENA = 52;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_RDENA = 53;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_AWENA = 54;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_ARENA = 55;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_WRENA = 56;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_RDENA = 57;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_AWENA = 58;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_ARENA = 59;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_WRENA = 60;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_RDENA = 61;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_AWENA = 62;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_ARENA = 63;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_CERR_MESSAGE1 = 0x10010911ull;

static const uint32_t CS_SM2_SNP_MISC_CERR_MESSAGE1_CERR_MESSAGE_BITS1 = 0;
static const uint32_t CS_SM2_SNP_MISC_CERR_MESSAGE1_CERR_MESSAGE_BITS1_LEN = 64;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_CONFIG1 = 0x100108f1ull;

static const uint32_t CS_SM2_SNP_MISC_CONFIG1__SCALE_RPT_HANG_POLL = 0;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__SCALE_RPT_HANG_POLL_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__SCALE_RPT_HANG_DATA = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__SCALE_RPT_HANG_DATA_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__HOST_TAG_SIZE = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__HOST_TAG_SIZE_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__ARB_NONCRR_SAFETY = 12;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__ARB_NONCRR_SAFETY_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__REPLAY_IP_LIMIT = 16;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__REPLAY_IP_LIMIT_LEN = 3;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1_1_RESERVED1 = 19;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__BLOCK_FOR_REPLAY_TIME = 20;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__BLOCK_FOR_REPLAY_TIME_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__BLOCK_FOR_DIRSCAN_TIME = 24;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__BLOCK_FOR_DIRSCAN_TIME_LEN = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__THROT_ADDR_HASH = 28;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1__THROT_ADDR_HASH_LEN = 2;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1_1_RESERVED2 = 30;
static const uint32_t CS_SM2_SNP_MISC_CONFIG1_1_RESERVED2_LEN = 34;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3 = 0x10010901ull;

static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_TAG = 0;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_TAG_LEN = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK_LEN = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PAU = 28;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PCIE = 29;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_L2L3 = 30;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_RESERVED1 = 31;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART = 32;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND = 40;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART = 48;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_WREND = 56;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_SRC3_WREND_LEN = 8;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_DEBUG1_CONFIG = 0x1001091aull;

static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD0 = 0;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD0_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD1 = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD1_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD2 = 10;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD2_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD3 = 15;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD3_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD4 = 20;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD4_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD5 = 25;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD5_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD6 = 30;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD6_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD7 = 35;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD7_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD8 = 40;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD8_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD9 = 45;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD9_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD10 = 50;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_POD10_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_RESERVED1 = 55;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_RESERVED1_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_DEBUG1_CONFIG_ACT = 63;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_GENID_BAR = 0x100108fdull;

static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_CONFIG_GENID_BAR_ENABLE = 0;
static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_CONFIG_GENID_BAR_SECURE_A12 = 1;
static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_GENID_RESERVED1 = 2;
static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_CONFIG_GENID_BAR_ADDR = 3;
static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_CONFIG_GENID_BAR_ADDR_LEN = 30;
static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_GENID_RESERVED2 = 33;
static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_GENID_RESERVED2_LEN = 2;
static const uint32_t CS_SM2_SNP_MISC_GENID_BAR_CONFIG_GENID_BAR_POISON = 35;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_PERF_ADDR_CONFIG = 0x10010916ull;

static const uint32_t CS_SM2_SNP_MISC_PERF_ADDR_CONFIG_SIZE_ADDR = 0;
static const uint32_t CS_SM2_SNP_MISC_PERF_ADDR_CONFIG_SIZE_ADDR_LEN = 6;
static const uint32_t CS_SM2_SNP_MISC_PERF_ADDR_CONFIG_MATCH_ADDR = 6;
static const uint32_t CS_SM2_SNP_MISC_PERF_ADDR_CONFIG_MATCH_ADDR_LEN = 36;
static const uint32_t CS_SM2_SNP_MISC_PERF_ADDR_CONFIG_ADDR_RESERVED1 = 42;
static const uint32_t CS_SM2_SNP_MISC_PERF_ADDR_CONFIG_ADDR_RESERVED1_LEN = 2;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG = 0x10010917ull;

static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_ALLOC_CLASS = 0;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_ALLOC_CLASS_LEN = 5;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_TTYPE = 5;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_TTYPE_LEN = 12;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_TSIZE = 17;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_TSIZE_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_NVBE = 25;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_UT = 26;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_ATYPE = 27;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_ATYPE_LEN = 7;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_ALLOC = 34;
static const uint32_t CS_SM2_SNP_MISC_PERF_MATCH_CONFIG_ALLOC_LEN = 6;
// pau/reg00177.H

static const uint64_t CS_SM2_SNP_MISC_SM_STATUS = 0x10010912ull;

static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PWR0 = 0;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PWR1 = 1;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PWR2 = 2;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_XATS = 3;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_INTS = 4;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CREQ0 = 5;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CST0 = 6;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PRB0 = 7;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CREQ1 = 8;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CST1 = 9;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PRB1 = 10;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CREQ2 = 11;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CST2 = 12;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PRB2 = 13;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CREQ3 = 14;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CST3 = 15;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PRB3 = 16;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CREQ4 = 17;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CST4 = 18;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_PRB4 = 19;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_CHGRATE = 20;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_RESERVED1 = 21;
static const uint32_t CS_SM2_SNP_MISC_SM_STATUS_RESERVED1_LEN = 3;
// pau/reg00177.H

static const uint64_t CS_SM3_MCP_MISC_CERR_MESSAGE7 = 0x1001092dull;

static const uint32_t CS_SM3_MCP_MISC_CERR_MESSAGE7_CERR_MESSAGE_BITS7 = 0;
static const uint32_t CS_SM3_MCP_MISC_CERR_MESSAGE7_CERR_MESSAGE_BITS7_LEN = 40;
// pau/reg00177.H

static const uint64_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0 = 0x10010966ull;

static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_AND = 11;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_OR = 12;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1 = 29;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1_LEN = 3;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_WRENA = 32;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_RDENA = 33;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_AWENA = 34;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_ARENA = 35;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_WRENA = 36;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_RDENA = 37;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_AWENA = 38;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_ARENA = 39;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_WRENA = 40;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_RDENA = 41;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_AWENA = 42;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_ARENA = 43;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_WRENA = 44;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_RDENA = 45;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_AWENA = 46;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_ARENA = 47;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_WRENA = 48;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_RDENA = 49;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_AWENA = 50;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_ARENA = 51;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_WRENA = 52;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_RDENA = 53;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_AWENA = 54;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_ARENA = 55;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_WRENA = 56;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_RDENA = 57;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_AWENA = 58;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_ARENA = 59;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_WRENA = 60;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_RDENA = 61;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_AWENA = 62;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_ARENA = 63;
// pau/reg00177.H

static const uint64_t CS_SM3_SNP_MISC_LOW_WATER = 0x1001096bull;

static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PWR0 = 0;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PWR1 = 1;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PWR2 = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_XATS = 3;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_INTS = 4;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_REQ0 = 5;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_CST0 = 6;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PRB0 = 7;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_REQ1 = 8;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_CST1 = 9;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PRB1 = 10;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_REQ2 = 11;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_CST2 = 12;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PRB2 = 13;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_REQ3 = 14;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_CST3 = 15;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PRB3 = 16;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_REQ4 = 17;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_CST4 = 18;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PRB4 = 19;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_XI_SHARED = 20;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_REQX_SHARED = 21;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_CSTX_SHARED = 22;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_LOW_WATER_PRBX_SHARED = 23;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PWR0 = 24;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PWR0_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PWR1 = 26;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PWR1_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PWR2 = 28;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PWR2_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_XATS = 30;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_XATS_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_INTS = 32;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_INTS_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ0 = 34;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ0_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST0 = 36;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST0_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB0 = 38;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB0_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ1 = 40;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ1_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST1 = 42;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST1_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB1 = 44;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB1_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ2 = 46;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ2_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST2 = 48;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST2_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB2 = 50;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB2_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ3 = 52;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ3_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST3 = 54;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST3_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB3 = 56;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB3_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ4 = 58;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_REQ4_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST4 = 60;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_CST4_LEN = 2;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB4 = 62;
static const uint32_t CS_SM3_SNP_MISC_LOW_WATER_WEIGHT_PRB4_LEN = 2;
// pau/reg00177.H

static const uint64_t DAT_MISC_CERR_LOG_FIRST = 0x100109ccull;

static const uint32_t DAT_MISC_CERR_LOG_FIRST_CERR_LOG_FIRST_BITS = 47;
static const uint32_t DAT_MISC_CERR_LOG_FIRST_CERR_LOG_FIRST_BITS_LEN = 17;
// pau/reg00177.H

static const uint64_t DAT_MISC_CERR_PTY_HOLD = 0x100109c7ull;

static const uint32_t DAT_MISC_CERR_PTY_HOLD_INHIBIT_CONFIG = 37;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_MISC_STATE = 38;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_MRG_STATE = 39;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_OBUF_STATE = 40;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_PBTX_STATE = 41;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_RQIN_STATE = 42;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_IBUF_STATE = 43;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_ERRINJ = 44;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_PBTX_AMO = 45;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_PBTX_AMO_LEN = 4;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_IBRD = 49;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_IBRD_LEN = 4;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_OBRD = 53;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_OBRD_LEN = 4;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_BBRD = 57;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_BBRD_LEN = 2;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_PBRX_RTAG = 59;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_ECC_CONFIG = 60;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_CONFIG1 = 61;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_DEBUG0_CONFIG = 62;
static const uint32_t DAT_MISC_CERR_PTY_HOLD_DEBUG1_CONFIG = 63;
// pau/reg00177.H

static const uint64_t FIR_ACTION1_REG_1 = 0x10010c47ull;

static const uint32_t FIR_ACTION1_REG_1_FIR_ACTION1_1 = 0;
static const uint32_t FIR_ACTION1_REG_1_FIR_ACTION1_1_LEN = 62;
// pau/reg00177.H

static const uint64_t FIR_MASK_REG_1_ = 0x10010c43ull;

static const uint32_t FIR_MASK_REG_1_FIR_MASK_1 = 0;
static const uint32_t FIR_MASK_REG_1_FIR_MASK_1_LEN = 62;
// pau/reg00177.H

static const uint64_t MISC_REGS_BDF2PE_0_CONFIG = 0x10010b50ull;

static const uint32_t MISC_REGS_BDF2PE_0_CONFIG_ENABLE = 0;
static const uint32_t MISC_REGS_BDF2PE_0_CONFIG_RESERVED = 1;
static const uint32_t MISC_REGS_BDF2PE_0_CONFIG_RESERVED_LEN = 3;
static const uint32_t MISC_REGS_BDF2PE_0_CONFIG_PE = 4;
static const uint32_t MISC_REGS_BDF2PE_0_CONFIG_PE_LEN = 4;
static const uint32_t MISC_REGS_BDF2PE_0_CONFIG_BDF = 8;
static const uint32_t MISC_REGS_BDF2PE_0_CONFIG_BDF_LEN = 16;
// pau/reg00177.H

static const uint64_t MISC_REGS_ERROR_BRICK_GROUP_CONFIG2 = 0x10010bb3ull;

static const uint32_t MISC_REGS_ERROR_BRICK_GROUP_CONFIG2_0 = 0;
static const uint32_t MISC_REGS_ERROR_BRICK_GROUP_CONFIG2_0_LEN = 12;
static const uint32_t MISC_REGS_ERROR_BRICK_GROUP_CONFIG2_1 = 12;
static const uint32_t MISC_REGS_ERROR_BRICK_GROUP_CONFIG2_1_LEN = 12;
// pau/reg00177.H

static const uint64_t MISC_REGS_PESTB_DATA_PE8 = 0x10010b78ull;

static const uint32_t MISC_REGS_PESTB_DATA_PE8_DMA_STOPPED_STATE_PE8 = 0;
// pau/reg00177.H

static const uint64_t NTL1_REGS_CREQ_HA_PTR = 0x10010a10ull;

static const uint32_t NTL1_REGS_CREQ_HA_PTR_RESERVED1 = 0;
static const uint32_t NTL1_REGS_CREQ_HA_PTR_RESERVED1_LEN = 5;
static const uint32_t NTL1_REGS_CREQ_HA_PTR_START = 5;
static const uint32_t NTL1_REGS_CREQ_HA_PTR_START_LEN = 7;
static const uint32_t NTL1_REGS_CREQ_HA_PTR_RESERVED2 = 12;
static const uint32_t NTL1_REGS_CREQ_HA_PTR_RESERVED2_LEN = 5;
static const uint32_t NTL1_REGS_CREQ_HA_PTR_END = 17;
static const uint32_t NTL1_REGS_CREQ_HA_PTR_END_LEN = 7;
// pau/reg00177.H

static const uint64_t NTL1_REGS_DEBUG1_CONFIG = 0x10010a0dull;

static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD0 = 0;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD0_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD1 = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD1_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD2 = 10;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD2_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD3 = 15;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD3_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD4 = 20;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD4_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD5 = 25;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD5_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD6 = 30;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD6_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD7 = 35;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD7_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD8 = 40;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD8_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD9 = 45;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD9_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD10 = 50;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_POD10_LEN = 5;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_RESERVED1 = 55;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_RESERVED1_LEN = 8;
static const uint32_t NTL1_REGS_DEBUG1_CONFIG_ACT = 63;
// pau/reg00177.H

static const uint64_t NTL1_REGS_SCRATCH1 = 0x10010a1aull;

static const uint32_t NTL1_REGS_SCRATCH1_IDIAL_SCRATCH1 = 0;
static const uint32_t NTL1_REGS_SCRATCH1_IDIAL_SCRATCH1_LEN = 64;
// pau/reg00177.H

static const uint64_t OTL0_MISC_CONFIG_TLX_CREDITS = 0x10010a2aull;

static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC0_CREDITS = 0;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC0_CREDITS_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC1_CREDITS = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC1_CREDITS_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC2_CREDITS = 16;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC2_CREDITS_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC3_CREDITS = 24;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_VC3_CREDITS_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_DCP0_CREDITS = 32;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_DCP0_CREDITS_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_SPARE = 40;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_SPARE_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_DCP2_CREDITS = 48;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_DCP2_CREDITS_LEN = 8;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_DCP3_CREDITS = 56;
static const uint32_t OTL0_MISC_CONFIG_TLX_CREDITS_DCP3_CREDITS_LEN = 8;
// pau/reg00177.H

static const uint64_t OTL0_MISC_TL_VC_CREDIT_STATUS = 0x10010a32ull;

static const uint32_t OTL0_MISC_TL_VC_CREDIT_STATUS_0_COUNT = 0;
static const uint32_t OTL0_MISC_TL_VC_CREDIT_STATUS_0_COUNT_LEN = 16;
static const uint32_t OTL0_MISC_TL_VC_CREDIT_STATUS_1_COUNT = 16;
static const uint32_t OTL0_MISC_TL_VC_CREDIT_STATUS_1_COUNT_LEN = 16;
static const uint32_t OTL0_MISC_TL_VC_CREDIT_STATUS_2_COUNT = 32;
static const uint32_t OTL0_MISC_TL_VC_CREDIT_STATUS_2_COUNT_LEN = 16;
// pau/reg00177.H

static const uint64_t OTL1_MISC_CONFIG_TX = 0x10010a5bull;

static const uint32_t OTL1_MISC_CONFIG_TX_SPARE0 = 0;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP1_EN = 1;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP2_EN = 2;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP3_EN = 3;
static const uint32_t OTL1_MISC_CONFIG_TX_SPARE1 = 4;
static const uint32_t OTL1_MISC_CONFIG_TX_DRDY_WAIT = 5;
static const uint32_t OTL1_MISC_CONFIG_TX_DRDY_WAIT_LEN = 3;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP0_RATE = 8;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP0_RATE_LEN = 4;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP1_RATE = 12;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP1_RATE_LEN = 4;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP2_RATE = 16;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP2_RATE_LEN = 4;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP3_RATE = 20;
static const uint32_t OTL1_MISC_CONFIG_TX_TEMP3_RATE_LEN = 4;
static const uint32_t OTL1_MISC_CONFIG_TX_SPARE2 = 24;
static const uint32_t OTL1_MISC_CONFIG_TX_SPARE2_LEN = 8;
static const uint32_t OTL1_MISC_CONFIG_TX_CRET_FREQ = 32;
static const uint32_t OTL1_MISC_CONFIG_TX_CRET_FREQ_LEN = 3;
static const uint32_t OTL1_MISC_CONFIG_TX_AGE_FREQ = 35;
static const uint32_t OTL1_MISC_CONFIG_TX_AGE_FREQ_LEN = 5;
static const uint32_t OTL1_MISC_CONFIG_TX_RS2_HPWAIT = 40;
static const uint32_t OTL1_MISC_CONFIG_TX_RS2_HPWAIT_LEN = 6;
static const uint32_t OTL1_MISC_CONFIG_TX_RQ4_HPWAIT = 46;
static const uint32_t OTL1_MISC_CONFIG_TX_RQ4_HPWAIT_LEN = 6;
static const uint32_t OTL1_MISC_CONFIG_TX_RQ6_HPWAIT = 52;
static const uint32_t OTL1_MISC_CONFIG_TX_RQ6_HPWAIT_LEN = 6;
static const uint32_t OTL1_MISC_CONFIG_TX_CBUF_ECC_DIS = 58;
static const uint32_t OTL1_MISC_CONFIG_TX_EVENT = 59;
static const uint32_t OTL1_MISC_CONFIG_TX_STOP_ON_UE = 60;
static const uint32_t OTL1_MISC_CONFIG_TX_T0_MASK_CRTN0 = 61;
static const uint32_t OTL1_MISC_CONFIG_TX_T123_MASK_CRTN0 = 62;
static const uint32_t OTL1_MISC_CONFIG_TX_SPARE3 = 63;
// pau/reg00177.H

static const uint64_t OTL1_MISC_HAPPI_BAR3 = 0x10010a6eull;

static const uint32_t OTL1_MISC_HAPPI_BAR3_ENABLE = 0;
static const uint32_t OTL1_MISC_HAPPI_BAR3_ADDR = 1;
static const uint32_t OTL1_MISC_HAPPI_BAR3_ADDR_LEN = 21;
static const uint32_t OTL1_MISC_HAPPI_BAR3_MASK = 22;
static const uint32_t OTL1_MISC_HAPPI_BAR3_MASK_LEN = 21;
static const uint32_t OTL1_MISC_HAPPI_BAR3_SUB = 43;
static const uint32_t OTL1_MISC_HAPPI_BAR3_SUB_LEN = 21;
// pau/reg00177.H

static const uint64_t OTL1_MISC_PMU_CONTROL0 = 0x10010a52ull;

static const uint32_t OTL1_MISC_PMU_CONTROL0_ENABLE = 0;
static const uint32_t OTL1_MISC_PMU_CONTROL0_RESETMODE = 1;
static const uint32_t OTL1_MISC_PMU_CONTROL0_FREEZEMODE = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_DISABLE_PMISC = 3;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PMISC_MODE = 4;
static const uint32_t OTL1_MISC_PMU_CONTROL0_CASCADE = 5;
static const uint32_t OTL1_MISC_PMU_CONTROL0_CASCADE_LEN = 3;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C0 = 8;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C0_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C1 = 10;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C1_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C2 = 12;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C2_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C3 = 14;
static const uint32_t OTL1_MISC_PMU_CONTROL0_PRESCALE_C3_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C0 = 16;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C0_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C1 = 18;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C1_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C2 = 20;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C2_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C3 = 22;
static const uint32_t OTL1_MISC_PMU_CONTROL0_OPERATION_C3_LEN = 2;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C0 = 24;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C0_LEN = 8;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C1 = 32;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C1_LEN = 8;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C2 = 40;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C2_LEN = 8;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C3 = 48;
static const uint32_t OTL1_MISC_PMU_CONTROL0_EVENTS_C3_LEN = 8;
static const uint32_t OTL1_MISC_PMU_CONTROL0_RESERVED0 = 56;
static const uint32_t OTL1_MISC_PMU_CONTROL0_RESERVED0_LEN = 8;
// pau/reg00177.H

static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR = 0x10010a8cull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_MLPID_DIAL = 0;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_MPID_DIAL = 1;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_MADDR_DIAL = 2;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_INVR_DIAL = 3;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_PRS_DIAL = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_PAGESIZE_DIAL = 5;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_PAGESIZE_DIAL_LEN = 3;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_INVALL_DIAL = 8;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_SEGSIZE_DIAL = 10;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_INVEA_DIAL = 11;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_INVADDR_DIAL = 12;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_INV_ERAT_WR_INVADDR_DIAL_LEN = 52;
// pau/reg00177.H

static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_XLATE_CFG2 = 0x10010a8aull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_XLATE_CFG2_64K_PG_DISABLE_DIAL = 2;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_XLATE_CFG2_2M_PG_DISABLE_DIAL = 3;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_XLATE_CFG2_AME_DISABLE_DIAL = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_XLATE_CFG2_KILL_XLATE_TYPE_DIAL = 33;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_OSL_XLATE_CFG2_KILL_XLATE_TYPE_DIAL_LEN = 2;
// pau/reg00177.H

static const uint64_t XSL_MAIN_DEBUG1_CONFIG = 0x10010aa4ull;

static const uint32_t XSL_MAIN_DEBUG1_CONFIG_XSL_DEBUG1_CONFIG_DIAL = 0;
static const uint32_t XSL_MAIN_DEBUG1_CONFIG_XSL_DEBUG1_CONFIG_DIAL_LEN = 64;
// pau/reg00177.H

static const uint64_t XTS_ATSD_HYP1 = 0x10010b11ull;

static const uint32_t XTS_ATSD_HYP1_MSRHV = 51;
static const uint32_t XTS_ATSD_HYP1_LPARID = 52;
static const uint32_t XTS_ATSD_HYP1_LPARID_LEN = 12;
// pau/reg00177.H

static const uint64_t XTS_REG_CONFIG3 = 0x10010afdull;

static const uint32_t XTS_REG_CONFIG3_CAP_RESERVE = 0;
static const uint32_t XTS_REG_CONFIG3_CAP_RESERVE_LEN = 4;
static const uint32_t XTS_REG_CONFIG3_ATSD_ALIGN = 4;
static const uint32_t XTS_REG_CONFIG3_MMIOSD_OCAPI = 5;
// pau/reg00177.H

}
}
#include "pau/reg00177.H"
#endif
