{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528770310577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528770310577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 09:25:09 2018 " "Processing started: Tue Jun 12 09:25:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528770310577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528770310577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off thangmay -c thangmay " "Command: quartus_map --read_settings_files=on --write_settings_files=off thangmay -c thangmay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528770310592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528770313593 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ElevantorController.v " "Can't analyze file -- file ElevantorController.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1528770314233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770314452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528770314452 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "test.v(19) " "Verilog HDL Module Instantiation warning at test.v(19): ignored dangling comma in List of Port Connections" {  } { { "test.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/test.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1528770314483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770314499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528770314499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file floor2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor2hex " "Found entity 1: floor2hex" {  } { { "floor2hex.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/floor2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770314514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528770314514 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(49) " "Verilog HDL Instantiation warning at test.v(49): instance has no name" {  } { { "test.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/test.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1528770314561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528770314983 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] Top.v(8) " "Output port \"LEDG\[7..6\]\" at Top.v(8) has no driver" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528770315061 "|Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] Top.v(8) " "Output port \"LEDG\[3\]\" at Top.v(8) has no driver" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1528770315061 "|Top"}
{ "Warning" "WSGN_SEARCH_FILE" "elevatorcontroller.v 1 1 " "Using design file elevatorcontroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ElevatorController " "Found entity 1: ElevatorController" {  } { { "elevatorcontroller.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770315155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770315155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ElevatorController ElevatorController:EC " "Elaborating entity \"ElevatorController\" for hierarchy \"ElevatorController:EC\"" {  } { { "Top.v" "EC" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770315155 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "datapath.v(75) " "Verilog HDL Module Instantiation warning at datapath.v(75): ignored dangling comma in List of Port Connections" {  } { { "datapath.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1528770315561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770315561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770315561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath ElevatorController:EC\|Datapath:DT " "Elaborating entity \"Datapath\" for hierarchy \"ElevatorController:EC\|Datapath:DT\"" {  } { { "elevatorcontroller.v" "DT" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770315577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 datapath.v(89) " "Verilog HDL assignment warning at datapath.v(89): truncated value with size 6 to match size of target (1)" {  } { { "datapath.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528770315624 "|ElevatorController|Datapath:DT"}
{ "Warning" "WSGN_SEARCH_FILE" "updaterequest.v 1 1 " "Using design file updaterequest.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UpdateRequest " "Found entity 1: UpdateRequest" {  } { { "updaterequest.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/updaterequest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770315671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770315671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdateRequest ElevatorController:EC\|Datapath:DT\|UpdateRequest:UR " "Elaborating entity \"UpdateRequest\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|UpdateRequest:UR\"" {  } { { "datapath.v" "UR" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770315671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "movefloor.v 1 1 " "Using design file movefloor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MoveFloor " "Found entity 1: MoveFloor" {  } { { "movefloor.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/movefloor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770315765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770315765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MoveFloor ElevatorController:EC\|Datapath:DT\|MoveFloor:MF " "Elaborating entity \"MoveFloor\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|MoveFloor:MF\"" {  } { { "datapath.v" "MF" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770315780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processingrequest.v 1 1 " "Using design file processingrequest.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessingRequest " "Found entity 1: ProcessingRequest" {  } { { "processingrequest.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/processingrequest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770315827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770315827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessingRequest ElevatorController:EC\|Datapath:DT\|ProcessingRequest:PR " "Elaborating entity \"ProcessingRequest\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|ProcessingRequest:PR\"" {  } { { "datapath.v" "PR" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770315843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "receiveinput.v 1 1 " "Using design file receiveinput.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveInput " "Found entity 1: ReceiveInput" {  } { { "receiveinput.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/receiveinput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770316061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770316061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveInput ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI " "Elaborating entity \"ReceiveInput\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\"" {  } { { "datapath.v" "RI" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770316093 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scan_kbcode.v 1 1 " "Using design file scan_kbcode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scan_kbcode " "Found entity 1: scan_kbcode" {  } { { "scan_kbcode.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/scan_kbcode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770316171 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770316171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_kbcode ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1 " "Elaborating entity \"scan_kbcode\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\"" {  } { { "receiveinput.v" "scan_kbcode_1" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/receiveinput.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770316171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_rx.v 1 1 " "Using design file ps2_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "ps2_rx.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/ps2_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770316233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770316233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rx ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|ps2_rx:ps2_unit " "Elaborating entity \"ps2_rx\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|ps2_rx:ps2_unit\"" {  } { { "scan_kbcode.v" "ps2_unit" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/scan_kbcode.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770316233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory.v 1 1 " "Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770316327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770316327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|memory:r1 " "Elaborating entity \"memory\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|memory:r1\"" {  } { { "scan_kbcode.v" "r1" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/scan_kbcode.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770316327 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_array memory.v(16) " "Verilog HDL Always Construct warning at memory.v(16): inferring latch(es) for variable \"memory_array\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[0\] memory.v(16) " "Inferred latch for \"memory_array\[0\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[1\] memory.v(16) " "Inferred latch for \"memory_array\[1\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[2\] memory.v(16) " "Inferred latch for \"memory_array\[2\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[3\] memory.v(16) " "Inferred latch for \"memory_array\[3\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[4\] memory.v(16) " "Inferred latch for \"memory_array\[4\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[5\] memory.v(16) " "Inferred latch for \"memory_array\[5\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[6\] memory.v(16) " "Inferred latch for \"memory_array\[6\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_array\[7\] memory.v(16) " "Inferred latch for \"memory_array\[7\]\" at memory.v(16)" {  } { { "memory.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770317780 "|ElevatorController|Datapath:DT|ReceiveInput:RI|scan_kbcode:scan_kbcode_1|memory:r1"}
{ "Warning" "WSGN_SEARCH_FILE" "dff_behav.v 1 1 " "Using design file dff_behav.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dff_behav " "Found entity 1: dff_behav" {  } { { "dff_behav.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/dff_behav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770317827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770317827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_behav ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|memory:r1\|dff_behav:d0 " "Elaborating entity \"dff_behav\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|memory:r1\|dff_behav:d0\"" {  } { { "memory.v" "d0" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770317827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_behav ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|memory:r1\|dff_behav:d2 " "Elaborating entity \"dff_behav\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|ReceiveInput:RI\|scan_kbcode:scan_kbcode_1\|memory:r1\|dff_behav:d2\"" {  } { { "memory.v" "d2" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/memory.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770317843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "delay.v 1 1 " "Using design file delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770317905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770317905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay ElevatorController:EC\|Datapath:DT\|delay:delay_1 " "Elaborating entity \"delay\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|delay:delay_1\"" {  } { { "datapath.v" "delay_1" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/datapath.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770317905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "delay_5s.v 1 1 " "Using design file delay_5s.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delay_5s " "Found entity 1: delay_5s" {  } { { "delay_5s.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/delay_5s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770317968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770317968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_5s ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_5s:delay_5s_ " "Elaborating entity \"delay_5s\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_5s:delay_5s_\"" {  } { { "delay.v" "delay_5s_" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/delay.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770317968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "delay_3s.v 1 1 " "Using design file delay_3s.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delay_3s " "Found entity 1: delay_3s" {  } { { "delay_3s.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/delay_3s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770318046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770318046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_3s ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_3s:delay_3s_ " "Elaborating entity \"delay_3s\" for hierarchy \"ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_3s:delay_3s_\"" {  } { { "delay.v" "delay_3s_" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/delay.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770318046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(32) " "Verilog HDL information at control_unit.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528770318108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.v 1 1 " "Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770318108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770318108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit ElevatorController:EC\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"ElevatorController:EC\|control_unit:CU\"" {  } { { "elevatorcontroller.v" "CU" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770318124 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state control_unit.v(55) " "Verilog HDL Always Construct warning at control_unit.v(55): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay_3s control_unit.v(64) " "Verilog HDL Always Construct warning at control_unit.v(64): variable \"delay_3s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay_5s control_unit.v(65) " "Verilog HDL Always Construct warning at control_unit.v(65): variable \"delay_5s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag_dir control_unit.v(67) " "Verilog HDL Always Construct warning at control_unit.v(67): variable \"flag_dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir control_unit.v(68) " "Verilog HDL Always Construct warning at control_unit.v(68): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "req_up_in control_unit.v(80) " "Verilog HDL Always Construct warning at control_unit.v(80): variable \"req_up_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "req_down_in control_unit.v(86) " "Verilog HDL Always Construct warning at control_unit.v(86): variable \"req_down_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "req_up_out control_unit.v(92) " "Verilog HDL Always Construct warning at control_unit.v(92): variable \"req_up_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "req_down_out control_unit.v(98) " "Verilog HDL Always Construct warning at control_unit.v(98): variable \"req_down_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay_3s_done control_unit.v(113) " "Verilog HDL Always Construct warning at control_unit.v(113): variable \"delay_3s_done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "req_up_max control_unit.v(122) " "Verilog HDL Always Construct warning at control_unit.v(122): variable \"req_up_max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay_3s_done control_unit.v(150) " "Verilog HDL Always Construct warning at control_unit.v(150): variable \"delay_3s_done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "req_down_min control_unit.v(159) " "Verilog HDL Always Construct warning at control_unit.v(159): variable \"req_down_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "delay_5s_done control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): variable \"delay_5s_done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open_button control_unit.v(190) " "Verilog HDL Always Construct warning at control_unit.v(190): variable \"open_button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "close_button control_unit.v(203) " "Verilog HDL Always Construct warning at control_unit.v(203): variable \"close_button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open_button control_unit.v(209) " "Verilog HDL Always Construct warning at control_unit.v(209): variable \"open_button\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag_dir control_unit.v(220) " "Verilog HDL Always Construct warning at control_unit.v(220): variable \"flag_dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_all_down control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"clear_all_down\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_all_up control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"clear_all_up\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_stop control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"clear_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_down control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"count_down\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_up control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"count_up\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_door control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"clear_door\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_delay_3s control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"n_delay_3s\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_delay_5s control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"n_delay_5s\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag_dir control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"n_flag_dir\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_dir control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"n_dir\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_sign_open control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"n_sign_open\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_up control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"clear_up\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_down control_unit.v(53) " "Verilog HDL Always Construct warning at control_unit.v(53): inferring latch(es) for variable \"clear_down\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_down control_unit.v(53) " "Inferred latch for \"clear_down\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_up control_unit.v(53) " "Inferred latch for \"clear_up\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_sign_open control_unit.v(53) " "Inferred latch for \"n_sign_open\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_dir\[0\] control_unit.v(53) " "Inferred latch for \"n_dir\[0\]\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318155 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_dir\[1\] control_unit.v(53) " "Inferred latch for \"n_dir\[1\]\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag_dir.10 control_unit.v(53) " "Inferred latch for \"n_flag_dir.10\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag_dir.01 control_unit.v(53) " "Inferred latch for \"n_flag_dir.01\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag_dir.00 control_unit.v(53) " "Inferred latch for \"n_flag_dir.00\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.checkdirect control_unit.v(53) " "Inferred latch for \"next_state.checkdirect\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.checkdelay control_unit.v(53) " "Inferred latch for \"next_state.checkdelay\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.checkrequestdown control_unit.v(53) " "Inferred latch for \"next_state.checkrequestdown\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.checkmovedown control_unit.v(53) " "Inferred latch for \"next_state.checkmovedown\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.checkrequestup control_unit.v(53) " "Inferred latch for \"next_state.checkrequestup\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.checkmoveup control_unit.v(53) " "Inferred latch for \"next_state.checkmoveup\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.down control_unit.v(53) " "Inferred latch for \"next_state.down\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.up control_unit.v(53) " "Inferred latch for \"next_state.up\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.open control_unit.v(53) " "Inferred latch for \"next_state.open\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stop control_unit.v(53) " "Inferred latch for \"next_state.stop\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start control_unit.v(53) " "Inferred latch for \"next_state.start\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_delay_5s control_unit.v(53) " "Inferred latch for \"n_delay_5s\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_delay_3s control_unit.v(53) " "Inferred latch for \"n_delay_3s\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_door control_unit.v(53) " "Inferred latch for \"clear_door\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_up control_unit.v(53) " "Inferred latch for \"count_up\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_down control_unit.v(53) " "Inferred latch for \"count_down\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_stop control_unit.v(53) " "Inferred latch for \"clear_stop\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_all_up control_unit.v(53) " "Inferred latch for \"clear_all_up\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_all_down control_unit.v(53) " "Inferred latch for \"clear_all_down\" at control_unit.v(53)" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528770318171 "|Top|ElevatorController:EC|control_unit:CU"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "display.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770318218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770318218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display ElevatorController:EC\|Display:DP " "Elaborating entity \"Display\" for hierarchy \"ElevatorController:EC\|Display:DP\"" {  } { { "elevatorcontroller.v" "DP" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770318218 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onehottobin.v 1 1 " "Using design file onehottobin.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OnehotToBin " "Found entity 1: OnehotToBin" {  } { { "onehottobin.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/onehottobin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770318280 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770318280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnehotToBin ElevatorController:EC\|Display:DP\|OnehotToBin:OTB " "Elaborating entity \"OnehotToBin\" for hierarchy \"ElevatorController:EC\|Display:DP\|OnehotToBin:OTB\"" {  } { { "display.v" "OTB" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/display.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770318280 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "onehottobin.v(8) " "Verilog HDL Case Statement information at onehottobin.v(8): all case item expressions in this case statement are onehot" {  } { { "onehottobin.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/onehottobin.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1528770318296 "|ElevatorController|Display:DP|OnehotToBin:OTB"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bcdtohex.v(35) " "Verilog HDL warning at bcdtohex.v(35): extended using \"x\" or \"z\"" {  } { { "bcdtohex.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/bcdtohex.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1528770318343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcdtohex.v 1 1 " "Using design file bcdtohex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDToHex " "Found entity 1: BCDToHex" {  } { { "bcdtohex.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/bcdtohex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528770318343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1528770318343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDToHex ElevatorController:EC\|Display:DP\|BCDToHex:B_1 " "Elaborating entity \"BCDToHex\" for hierarchy \"ElevatorController:EC\|Display:DP\|BCDToHex:B_1\"" {  } { { "display.v" "B_1" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528770318343 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ElevatorController:EC\|cur_floor_w\[5\] " "Net \"ElevatorController:EC\|cur_floor_w\[5\]\" is missing source, defaulting to GND" {  } { { "elevatorcontroller.v" "cur_floor_w\[5\]" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528770318733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ElevatorController:EC\|cur_floor_w\[4\] " "Net \"ElevatorController:EC\|cur_floor_w\[4\]\" is missing source, defaulting to GND" {  } { { "elevatorcontroller.v" "cur_floor_w\[4\]" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528770318733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ElevatorController:EC\|cur_floor_w\[3\] " "Net \"ElevatorController:EC\|cur_floor_w\[3\]\" is missing source, defaulting to GND" {  } { { "elevatorcontroller.v" "cur_floor_w\[3\]" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528770318733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ElevatorController:EC\|cur_floor_w\[2\] " "Net \"ElevatorController:EC\|cur_floor_w\[2\]\" is missing source, defaulting to GND" {  } { { "elevatorcontroller.v" "cur_floor_w\[2\]" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528770318733 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ElevatorController:EC\|cur_floor_w\[1\] " "Net \"ElevatorController:EC\|cur_floor_w\[1\]\" is missing source, defaulting to GND" {  } { { "elevatorcontroller.v" "cur_floor_w\[1\]" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/elevatorcontroller.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528770318733 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1528770318733 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1528770322030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ElevatorController:EC\|control_unit:CU\|n_dir\[0\] " "Latch ElevatorController:EC\|control_unit:CU\|n_dir\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ElevatorController:EC\|Datapath:DT\|UpdateRequest:UR\|open_button " "Ports D and ENA on the latch are fed by the same signal ElevatorController:EC\|Datapath:DT\|UpdateRequest:UR\|open_button" {  } { { "updaterequest.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/updaterequest.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528770322265 ""}  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528770322265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ElevatorController:EC\|control_unit:CU\|n_dir\[1\] " "Latch ElevatorController:EC\|control_unit:CU\|n_dir\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ElevatorController:EC\|Datapath:DT\|UpdateRequest:UR\|open_button " "Ports D and ENA on the latch are fed by the same signal ElevatorController:EC\|Datapath:DT\|UpdateRequest:UR\|open_button" {  } { { "updaterequest.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/updaterequest.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528770322265 ""}  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528770322265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ElevatorController:EC\|control_unit:CU\|next_state.checkrequestup_464 " "Latch ElevatorController:EC\|control_unit:CU\|next_state.checkrequestup_464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_3s:delay_3s_\|delay_3s_done " "Ports D and ENA on the latch are fed by the same signal ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_3s:delay_3s_\|delay_3s_done" {  } { { "delay_3s.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/delay_3s.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528770322265 ""}  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528770322265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ElevatorController:EC\|control_unit:CU\|next_state.checkmoveup_473 " "Latch ElevatorController:EC\|control_unit:CU\|next_state.checkmoveup_473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_3s:delay_3s_\|delay_3s_done " "Ports D and ENA on the latch are fed by the same signal ElevatorController:EC\|Datapath:DT\|delay:delay_1\|delay_3s:delay_3s_\|delay_3s_done" {  } { { "delay_3s.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/delay_3s.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528770322265 ""}  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528770322265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ElevatorController:EC\|control_unit:CU\|n_delay_3s " "Latch ElevatorController:EC\|control_unit:CU\|n_delay_3s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ElevatorController:EC\|control_unit:CU\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal ElevatorController:EC\|control_unit:CU\|WideOr4" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528770322265 ""}  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528770322265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ElevatorController:EC\|control_unit:CU\|n_delay_5s " "Latch ElevatorController:EC\|control_unit:CU\|n_delay_5s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ElevatorController:EC\|control_unit:CU\|state.open " "Ports D and ENA on the latch are fed by the same signal ElevatorController:EC\|control_unit:CU\|state.open" {  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528770322265 ""}  } { { "control_unit.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/control_unit.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528770322265 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528770322609 "|Top|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528770322609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528770323812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nguyendat/Desktop/BTL_IC/output_files/thangmay.map.smsg " "Generated suppressed messages file C:/Users/Nguyendat/Desktop/BTL_IC/output_files/thangmay.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528770324624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528770326968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528770326968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528770329500 "|Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528770329500 "|Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Top.v" "" { Text "C:/Users/Nguyendat/Desktop/BTL_IC/Top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528770329500 "|Top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1528770329500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528770329515 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528770329515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528770329515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528770329515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528770329718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 09:25:29 2018 " "Processing ended: Tue Jun 12 09:25:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528770329718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528770329718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528770329718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528770329718 ""}
