<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v.html" target="file-frame">third_party/tests/utd-sv/fpu_cnt_lead0_lvl2.v</a>
time_elapsed: 0.021s
ram usage: 9676 KB
</pre>
<pre class="log">

module fpu_cnt_lead0_lvl2 (
	din_7_4_eq_0,
	din_7_6_eq_0,
	lead0_4b_0_hi,
	din_3_0_eq_0,
	din_3_2_eq_0,
	lead0_4b_0_lo,
	din_7_0_eq_0,
	lead0_8b_1,
	lead0_8b_0
);
	input din_7_4_eq_0;
	input din_7_6_eq_0;
	input lead0_4b_0_hi;
	input din_3_0_eq_0;
	input din_3_2_eq_0;
	input lead0_4b_0_lo;
	output din_7_0_eq_0;
	output lead0_8b_1;
	output lead0_8b_0;
	wire din_7_0_eq_0;
	wire lead0_8b_1;
	wire lead0_8b_0;
	assign din_7_0_eq_0 = (din_3_0_eq_0 &amp;&amp; din_7_4_eq_0);
	assign lead0_8b_1 = ((!din_7_4_eq_0 &amp;&amp; din_7_6_eq_0) || (din_7_4_eq_0 &amp;&amp; din_3_2_eq_0));
	assign lead0_8b_0 = ((!din_7_4_eq_0 &amp;&amp; lead0_4b_0_hi) || (din_7_4_eq_0 &amp;&amp; lead0_4b_0_lo));
endmodule

</pre>
</body>