User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteEDP/SRAM/2048KB/2048KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 8
 - Row Activation   : 1 / 64
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 8
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.510mm x 996.819um = 1.505mm^2
 |--- Mat Area      = 23.587um x 124.602um = 2939.034um^2   (78.785%)
 |--- Subarray Area = 11.794um x 60.298um = 711.134um^2   (81.402%)
 - Area Efficiency = 78.785%
Timing:
 -  Read Latency = 1.185ns
 |--- H-Tree Latency = 707.032ps
 |--- Mat Latency    = 478.310ps
    |--- Predecoder Latency = 131.681ps
    |--- Subarray Latency   = 346.629ps
       |--- Row Decoder Latency = 204.507ps
       |--- Bitline Latency     = 89.704ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 48.430ps
       |--- Precharge Latency   = 91.133ps
 - Write Latency = 831.826ps
 |--- H-Tree Latency = 353.516ps
 |--- Mat Latency    = 478.310ps
    |--- Predecoder Latency = 131.681ps
    |--- Subarray Latency   = 346.629ps
       |--- Row Decoder Latency = 204.507ps
       |--- Charge Latency      = 57.379ps
 - Read Bandwidth  = 68.595GB/s
 - Write Bandwidth = 46.159GB/s
Power:
 -  Read Dynamic Energy = 57.155pJ
 |--- H-Tree Dynamic Energy = 45.148pJ
 |--- Mat Dynamic Energy    = 1.501pJ per mat
    |--- Predecoder Dynamic Energy = 0.038pJ
    |--- Subarray Dynamic Energy   = 0.366pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.012pJ
       |--- Precharge Dynamic Energy   = 0.103pJ
 - Write Dynamic Energy = 48.991pJ
 |--- H-Tree Dynamic Energy = 45.148pJ
 |--- Mat Dynamic Energy    = 0.480pJ per mat
    |--- Predecoder Dynamic Energy = 0.038pJ
    |--- Subarray Dynamic Energy   = 0.110pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Mux Dynamic Energy         = 0.012pJ
 - Leakage Power = 214.867uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 419.663nW per mat

Finished!
