module D_FF(clock,D,Q);
input clock,D;
output reg Q;
always@(*)
if (clock)
Q<=D;
endmodule