v 20110115 2
C 41600 46500 1 0 0 kBinaryMemoryCell.sym
C 45300 46500 1 0 0 kBinaryMemoryCell.sym
C 52800 46500 1 0 0 kBinaryMemoryCell.sym
C 49000 46500 1 0 0 kBinaryMemoryCell.sym
N 53500 47900 53500 48000 4
N 40400 48000 53500 48000 4
N 42300 47900 42300 48000 4
N 46000 47900 46000 48000 4
N 49700 47900 49700 48000 4
N 53500 46500 53500 46400 4
N 53500 46400 41200 46400 4
N 42300 46500 42300 46400 4
N 46000 46500 46000 46400 4
N 49700 46500 49700 46400 4
N 52800 47200 52700 47200 4
N 52700 37800 52700 49900 4
N 49000 47200 48900 47200 4
N 48900 37800 48900 49900 4
N 45300 47200 45200 47200 4
N 45200 37800 45200 49900 4
N 41600 47200 41500 47200 4
N 41500 37800 41500 49900 4
N 43000 47200 43100 47200 4
N 46700 47200 46800 47200 4
N 50400 47200 50600 47200 4
N 54200 47200 54300 47200 4
C 41600 43500 1 0 0 kBinaryMemoryCell.sym
C 45300 43500 1 0 0 kBinaryMemoryCell.sym
C 52800 43500 1 0 0 kBinaryMemoryCell.sym
C 49000 43500 1 0 0 kBinaryMemoryCell.sym
N 53500 44900 53500 45000 4
N 40400 45000 53500 45000 4
N 42300 44900 42300 45000 4
N 46000 44900 46000 45000 4
N 49700 44900 49700 45000 4
N 53500 43500 53500 43400 4
N 53500 43400 41200 43400 4
N 42300 43500 42300 43400 4
N 46000 43500 46000 43400 4
N 49700 43500 49700 43400 4
N 52800 44200 52700 44200 4
N 49000 44200 48900 44200 4
N 45300 44200 45200 44200 4
N 41600 44200 41500 44200 4
N 43000 44200 43100 44200 4
N 46700 44200 46800 44200 4
N 50400 44200 50600 44200 4
N 54200 44200 54300 44200 4
C 41600 40900 1 0 0 kBinaryMemoryCell.sym
C 45300 40900 1 0 0 kBinaryMemoryCell.sym
C 52800 40900 1 0 0 kBinaryMemoryCell.sym
C 49000 40900 1 0 0 kBinaryMemoryCell.sym
N 53500 42300 53500 42400 4
N 40100 42400 53500 42400 4
N 42300 42300 42300 42400 4
N 46000 42300 46000 42400 4
N 49700 42300 49700 42400 4
N 38000 40900 53500 40900 4
N 52800 41600 52700 41600 4
N 49000 41600 48900 41600 4
N 45300 41600 45200 41600 4
N 41600 41600 41500 41600 4
N 43000 41600 43100 41600 4
N 43100 40500 43100 49900 4
N 46700 41600 46800 41600 4
N 46800 40500 46800 49900 4
N 50400 41600 50600 41600 4
N 50600 40500 50600 49900 4
N 54200 41600 54300 41600 4
N 54300 40500 54300 49900 4
C 41600 49200 1 0 0 kBinaryMemoryCell.sym
C 45300 49200 1 0 0 kBinaryMemoryCell.sym
C 52800 49200 1 0 0 kBinaryMemoryCell.sym
C 49000 49200 1 0 0 kBinaryMemoryCell.sym
N 53500 50600 53500 50700 4
N 40100 50700 53500 50700 4
N 42300 50600 42300 50700 4
N 46000 50600 46000 50700 4
N 49700 50600 49700 50700 4
N 53500 49200 53500 49100 4
N 53500 49100 41200 49100 4
N 42300 49200 42300 49100 4
N 46000 49200 46000 49100 4
N 49700 49200 49700 49100 4
N 52800 49900 52700 49900 4
N 49000 49900 48900 49900 4
N 45300 49900 45200 49900 4
N 41600 49900 41500 49900 4
N 43000 49900 43100 49900 4
N 46700 49900 46800 49900 4
N 50400 49900 50600 49900 4
N 54200 49900 54300 49900 4
N 54300 39300 54300 39000 4
N 50600 39300 50600 39000 4
N 46800 39300 46800 39000 4
N 43100 39300 43100 39000 4
N 41200 49100 41200 40900 4
C 42800 40500 1 270 0 kOR.sym
{
T 43500 39900 5 10 0 0 270 0 1
device=4071
T 44900 39900 5 10 0 0 270 0 1
footprint=DIP14
}
C 46500 40500 1 270 0 kOR.sym
{
T 47200 39900 5 10 0 0 270 0 1
device=4071
T 48600 39900 5 10 0 0 270 0 1
footprint=DIP14
}
C 50300 40500 1 270 0 kOR.sym
{
T 51000 39900 5 10 0 0 270 0 1
device=4071
T 52400 39900 5 10 0 0 270 0 1
footprint=DIP14
}
C 54000 40500 1 270 0 kOR.sym
{
T 54700 39900 5 10 0 0 270 0 1
device=4071
T 56100 39900 5 10 0 0 270 0 1
footprint=DIP14
}
C 38600 45900 1 0 0 kdecoder2To4.sym
N 40100 50700 40100 47100 4
N 40100 47100 40000 47100 4
N 40400 46800 40400 48000 4
N 40400 46800 40000 46800 4
N 40400 45000 40400 46500 4
N 40400 46500 40000 46500 4
N 40100 42400 40100 46200 4
N 40100 46200 40000 46200 4
N 38300 46800 38600 46800 4
{
T 38000 46800 5 10 1 1 0 0 1
netname=A1
}
N 38300 46500 38600 46500 4
{
T 38000 46500 5 10 1 1 0 0 1
netname=A0
}
N 38300 46100 38600 46100 4
L 54500 40700 54100 40500 3 0 0 0 -1 -1
L 50800 40700 50400 40500 3 0 0 0 -1 -1
L 47000 40700 46600 40500 3 0 0 0 -1 -1
L 43300 40700 42900 40500 3 0 0 0 -1 -1
T 43400 40600 9 14 1 0 0 0 1
4
T 47100 40600 9 14 1 0 0 0 1
4
T 50900 40600 9 14 1 0 0 0 1
4
T 54600 40600 9 14 1 0 0 0 1
4
C 39600 38800 1 0 0 kAND2.sym
{
T 41600 38900 5 10 0 0 0 0 1
device=4081
T 41600 39100 5 10 0 0 0 0 1
footprint=DIP14
T 41600 40700 5 10 0 0 0 0 1
symversion=1.0
}
C 43400 39000 1 90 1 kBufferNonInverting.sym
{
T 42700 38400 5 10 0 0 270 2 1
device=4009
T 39900 38400 5 10 0 0 270 2 1
footprint=DIP16
}
C 47100 39000 1 90 1 kBufferNonInverting.sym
{
T 46400 38400 5 10 0 0 270 2 1
device=4009
T 43600 38400 5 10 0 0 270 2 1
footprint=DIP16
}
C 50900 39000 1 90 1 kBufferNonInverting.sym
{
T 50200 38400 5 10 0 0 270 2 1
device=4009
T 47400 38400 5 10 0 0 270 2 1
footprint=DIP16
}
C 54600 39000 1 90 1 kBufferNonInverting.sym
{
T 53900 38400 5 10 0 0 270 2 1
device=4009
T 51100 38400 5 10 0 0 270 2 1
footprint=DIP16
}
N 40900 39100 53700 39100 4
N 41500 37800 43100 37800 4
N 43100 37500 43100 37900 4
{
T 43000 37200 5 10 1 1 0 0 1
netname=D3
}
N 45200 37800 46800 37800 4
N 46800 37500 46800 37900 4
{
T 46700 37200 5 10 1 1 0 0 1
netname=D2
}
N 48900 37800 50600 37800 4
N 50600 37500 50600 37900 4
{
T 50500 37200 5 10 1 1 0 0 1
netname=D1
}
N 52700 37800 54300 37800 4
N 54300 37500 54300 37900 4
{
T 54200 37200 5 10 1 1 0 0 1
netname=D0
}
N 39400 39300 39600 39300 4
N 39400 39300 39400 40900 4
N 38500 46100 38500 38900 4
N 38500 38900 39600 38900 4
N 42800 38400 42500 38400 4
N 42500 38400 42500 39100 4
N 46500 38400 46200 38400 4
N 46200 38400 46200 39100 4
N 50300 38400 50000 38400 4
N 50000 38400 50000 39100 4
N 53700 39100 53700 38400 4
N 53700 38400 54000 38400 4
B 36200 36900 18700 14200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 37400 40900 9 10 1 0 0 0 1
rd/\_wr\_
T 38000 46100 9 10 1 0 0 0 1
e
