// Seed: 2317985476
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6,
    input wand id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri id_10,
    input tri id_11,
    output supply0 id_12,
    output uwire id_13
    , id_18,
    output uwire id_14,
    output uwire id_15,
    input wor id_16
);
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8
);
  tri id_10;
  assign id_4  = id_6;
  assign id_10 = 1;
  assign id_10 = 1;
  module_0(
      id_1,
      id_5,
      id_7,
      id_8,
      id_8,
      id_5,
      id_6,
      id_5,
      id_7,
      id_8,
      id_1,
      id_2,
      id_0,
      id_1,
      id_4,
      id_0,
      id_7
  );
  wire id_11;
  supply1 id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19 = 1, id_20;
endmodule
