;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	ADD 270, 60
	SUB @0, @302
	ADD -430, 9
	DJN 100, 10
	CMP @-127, 100
	ADD 30, 9
	ADD #30, 29
	ADD 270, 60
	SPL 0, 202
	SPL 0, <402
	DJN -1, @-20
	DJN -91, @-20
	CMP @127, 106
	ADD 210, 60
	DJN 0, <2
	SUB @121, 106
	JMP @72, #200
	SPL 0, <2
	SPL 0, 202
	SUB @121, 103
	SUB <0, @2
	SUB @0, @302
	ADD -430, 9
	ADD -430, 9
	JMN 0, <402
	JMN 0, <402
	CMP @122, 108
	CMP @127, 106
	ADD 220, 82
	SPL -700, <600
	JMP @0, -63
	JMP 70, -900
	SPL 0, 202
	SPL 0, 202
	SUB 70, -900
	SUB 70, -900
	SUB @121, 103
	DAT #30, #9
	DJN 200, 3
	JMN 0, <402
	DJN 200, 3
	JMN 0, <402
	CMP -207, <-120
	JMN 0, <402
	ADD #270, <1
	DJN -1, @-20
	SUB @121, 103
