

================================================================
== Vitis HLS Report for 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'
================================================================
* Date:           Sat Feb 14 12:50:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.875 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      793|      793|  7.930 us|  7.930 us|  785|  785|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_27_2  |      791|      791|         9|          1|          1|   784|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     116|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     196|     158|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      81|    -|
|Register         |        -|     -|     169|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     365|     419|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U17  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |mul_5ns_7ns_11_1_1_U19  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |urem_5ns_5ns_5_9_1_U16  |urem_5ns_5ns_5_9_1  |        0|   0|  98|  49|    0|
    |urem_5ns_5ns_5_9_1_U18  |urem_5ns_5ns_5_9_1  |        0|   0|  98|  49|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0| 196| 158|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_239_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln26_2_fu_376_p2       |         +|   0|  0|  16|           7|           7|
    |add_ln26_fu_251_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln27_fu_331_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln29_3_fu_386_p2       |         +|   0|  0|  16|           7|           7|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_233_p2        |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln27_fu_257_p2        |      icmp|   0|  0|  12|           5|           4|
    |select_ln26_1_fu_271_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln26_fu_263_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 116|          53|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_84                               |   9|          2|    5|         10|
    |img_stream_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_fu_88                  |   9|          2|   10|         20|
    |j_fu_80                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   43|         86|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i_fu_84                           |   5|   0|    5|          0|
    |indvar_flatten_fu_88              |  10|   0|   10|          0|
    |j_fu_80                           |   5|   0|    5|          0|
    |trunc_ln27_1_reg_457              |   2|   0|    2|          0|
    |trunc_ln_reg_453                  |   2|   0|    2|          0|
    |trunc_ln27_1_reg_457              |  64|  32|    2|          0|
    |trunc_ln_reg_453                  |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 169|  64|   45|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|img_stream_dout            |   in|   32|     ap_fifo|                                              img_stream|       pointer|
|img_stream_num_data_valid  |   in|    3|     ap_fifo|                                              img_stream|       pointer|
|img_stream_fifo_cap        |   in|    3|     ap_fifo|                                              img_stream|       pointer|
|img_stream_empty_n         |   in|    1|     ap_fifo|                                              img_stream|       pointer|
|img_stream_read            |  out|    1|     ap_fifo|                                              img_stream|       pointer|
|image_r_address0           |  out|    7|   ap_memory|                                                 image_r|         array|
|image_r_ce0                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_we0                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_d0                 |  out|   32|   ap_memory|                                                 image_r|         array|
|image_1_address0           |  out|    7|   ap_memory|                                                 image_1|         array|
|image_1_ce0                |  out|    1|   ap_memory|                                                 image_1|         array|
|image_1_we0                |  out|    1|   ap_memory|                                                 image_1|         array|
|image_1_d0                 |  out|   32|   ap_memory|                                                 image_1|         array|
|image_2_address0           |  out|    7|   ap_memory|                                                 image_2|         array|
|image_2_ce0                |  out|    1|   ap_memory|                                                 image_2|         array|
|image_2_we0                |  out|    1|   ap_memory|                                                 image_2|         array|
|image_2_d0                 |  out|   32|   ap_memory|                                                 image_2|         array|
|image_3_address0           |  out|    7|   ap_memory|                                                 image_3|         array|
|image_3_ce0                |  out|    1|   ap_memory|                                                 image_3|         array|
|image_3_we0                |  out|    1|   ap_memory|                                                 image_3|         array|
|image_3_d0                 |  out|   32|   ap_memory|                                                 image_3|         array|
|image_4_address0           |  out|    7|   ap_memory|                                                 image_4|         array|
|image_4_ce0                |  out|    1|   ap_memory|                                                 image_4|         array|
|image_4_we0                |  out|    1|   ap_memory|                                                 image_4|         array|
|image_4_d0                 |  out|   32|   ap_memory|                                                 image_4|         array|
|image_5_address0           |  out|    7|   ap_memory|                                                 image_5|         array|
|image_5_ce0                |  out|    1|   ap_memory|                                                 image_5|         array|
|image_5_we0                |  out|    1|   ap_memory|                                                 image_5|         array|
|image_5_d0                 |  out|   32|   ap_memory|                                                 image_5|         array|
|image_6_address0           |  out|    7|   ap_memory|                                                 image_6|         array|
|image_6_ce0                |  out|    1|   ap_memory|                                                 image_6|         array|
|image_6_we0                |  out|    1|   ap_memory|                                                 image_6|         array|
|image_6_d0                 |  out|   32|   ap_memory|                                                 image_6|         array|
|image_7_address0           |  out|    7|   ap_memory|                                                 image_7|         array|
|image_7_ce0                |  out|    1|   ap_memory|                                                 image_7|         array|
|image_7_we0                |  out|    1|   ap_memory|                                                 image_7|         array|
|image_7_d0                 |  out|   32|   ap_memory|                                                 image_7|         array|
|image_8_address0           |  out|    7|   ap_memory|                                                 image_8|         array|
|image_8_ce0                |  out|    1|   ap_memory|                                                 image_8|         array|
|image_8_we0                |  out|    1|   ap_memory|                                                 image_8|         array|
|image_8_d0                 |  out|   32|   ap_memory|                                                 image_8|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

