<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: Data Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('annotated.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Data Structures</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the data structures with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_a_c_m_p__001___t.html" target="_self">ACMP_001_T</a></td><td class="desc">Analog Comparator register block structure</td></tr>
<tr id="row_1_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_a_d_c___clock___setup___t.html" target="_self">ADC_Clock_Setup_T</a></td><td class="desc">Clock setup structure for ADC controller passed to the initialize function</td></tr>
<tr id="row_2_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_b_a_s_e_c_l_k___i_n_f_o___t.html" target="_self">BASECLK_INFO_T</a></td><td class="desc"></td></tr>
<tr id="row_3_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_b_s_struct.html" target="_self">BSStruct</a></td><td class="desc"></td></tr>
<tr id="row_4_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___a_p_i___t.html" target="_self">CCAN_API_T</a></td><td class="desc"></td></tr>
<tr id="row_5_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___c_a_l_l_b_a_c_k_s___t.html" target="_self">CCAN_CALLBACKS_T</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___c_a_n_o_p_e_n_c_f_g___t.html" target="_self">CCAN_CANOPENCFG_T</a></td><td class="desc"></td></tr>
<tr id="row_7_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___m_s_g___o_b_j___t.html" target="_self">CCAN_MSG_OBJ_T</a></td><td class="desc"></td></tr>
<tr id="row_8_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___o_d_c_o_n_s_t_e_n_t_r_y___t.html" target="_self">CCAN_ODCONSTENTRY_T</a></td><td class="desc"></td></tr>
<tr id="row_9_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_a_n___o_d_e_n_t_r_y___t.html" target="_self">CCAN_ODENTRY_T</a></td><td class="desc"></td></tr>
<tr id="row_10_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_u___c_f_g_s_t_a_t___t.html" target="_self">CCU_CFGSTAT_T</a></td><td class="desc">CCU clock config/status register pair</td></tr>
<tr id="row_11_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_c_u_c_l_k___i_n_f_o___t.html" target="_self">CCUCLK_INFO_T</a></td><td class="desc"></td></tr>
<tr id="row_12_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_g_u___p_l_l___r_e_g___t.html" target="_self">CGU_PLL_REG_T</a></td><td class="desc"></td></tr>
<tr id="row_13_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t.html" target="_self">CGU_USBAUDIO_PLL_SETUP_T</a></td><td class="desc"></td></tr>
<tr id="row_14_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_chip___i2_s___audio___format___t.html" target="_self">Chip_I2S_Audio_Format_T</a></td><td class="desc">I2S Audio Format Structure</td></tr>
<tr id="row_15_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_h_i_p___s_p_i___c_o_n_f_i_g___f_o_r_m_a_t___t.html" target="_self">CHIP_SPI_CONFIG_FORMAT_T</a></td><td class="desc"></td></tr>
<tr id="row_16_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_h_i_p___s_p_i___d_a_t_a___s_e_t_u_p___t.html" target="_self">CHIP_SPI_DATA_SETUP_T</a></td><td class="desc">SPI data setup structure</td></tr>
<tr id="row_17_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_chip___s_s_p___d_a_t_a___s_e_t_u_p___t.html" target="_self">Chip_SSP_DATA_SETUP_T</a></td><td class="desc"></td></tr>
<tr id="row_18_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html" target="_self">CLK_BASE_STATES</a></td><td class="desc"></td></tr>
<tr id="row_19_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t.html" target="_self">CLK_PERIPH_TO_BASE_T</a></td><td class="desc"></td></tr>
<tr id="row_20_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_c_l_k_i_n___n_a_m_e___t.html" target="_self">CLKIN_NAME_T</a></td><td class="desc"></td></tr>
<tr id="row_21_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_f_u___f_r_o_m_h_o_s_t___p_a_c_k_e_t_h_d_r___t.html" target="_self">DFU_FROMHOST_PACKETHDR_T</a></td><td class="desc"></td></tr>
<tr id="row_22_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_f_u___t_o_h_o_s_t___p_a_c_k_e_t_h_d_r___t.html" target="_self">DFU_TOHOST_PACKETHDR_T</a></td><td class="desc"></td></tr>
<tr id="row_23_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_f_u_p_r_o_g___r_e_g_i_o_n___t.html" target="_self">DFUPROG_REGION_T</a></td><td class="desc"></td></tr>
<tr id="row_24_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_f_u_p_r_o_g___r_e_g_z_o_n_e___t.html" target="_self">DFUPROG_REGZONE_T</a></td><td class="desc"></td></tr>
<tr id="row_25_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_i_r.html" target="_self">DIR</a></td><td class="desc"></td></tr>
<tr id="row_26_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_dir_entry.html" target="_self">DirEntry</a></td><td class="desc"></td></tr>
<tr id="row_27_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_i_s_k_i_m_a_g_e.html" target="_self">DISKIMAGE</a></td><td class="desc"></td></tr>
<tr id="row_28_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_m_a___channel_handle__t.html" target="_self">DMA_ChannelHandle_t</a></td><td class="desc">DMA channel handle structure</td></tr>
<tr id="row_29_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_m_a___transfer_descriptor__t.html" target="_self">DMA_TransferDescriptor_t</a></td><td class="desc">Transfer Descriptor structure typedef</td></tr>
<tr id="row_30_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_d_m_a_descriptor.html" target="_self">DMADescriptor</a></td><td class="desc"></td></tr>
<tr id="row_31_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_e_h_c_i___h_o_s_t___d_a_t_a___t.html" target="_self">EHCI_HOST_DATA_T</a></td><td class="desc"></td></tr>
<tr id="row_32_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_a_t.html" target="_self">FAT</a></td><td class="desc"></td></tr>
<tr id="row_33_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_a_t12__img.html" target="_self">FAT12_img</a></td><td class="desc"></td></tr>
<tr id="row_34_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_a_t_date.html" target="_self">FATDate</a></td><td class="desc"></td></tr>
<tr id="row_35_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_a_t_f_s.html" target="_self">FATFS</a></td><td class="desc"></td></tr>
<tr id="row_36_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_a_t_time.html" target="_self">FATTime</a></td><td class="desc"></td></tr>
<tr id="row_37_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_i_l.html" target="_self">FIL</a></td><td class="desc"></td></tr>
<tr id="row_38_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structfile__ds.html" target="_self">file_ds</a></td><td class="desc"></td></tr>
<tr id="row_39_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_i_l_i_n_f_o.html" target="_self">FILINFO</a></td><td class="desc"></td></tr>
<tr id="row_40_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___b_l_a_n_k___c_h_e_c_k___s_e_c_t_o_r_s___c_o_m_m_a_n_d___t.html" target="_self">FLASH_BLANK_CHECK_SECTORS_COMMAND_T</a></td><td class="desc">[Blank check sector(s)] command parameter table structure</td></tr>
<tr id="row_41_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___b_l_a_n_k___c_h_e_c_k___s_e_c_t_o_r_s___o_u_t_p_u_t___t.html" target="_self">FLASH_BLANK_CHECK_SECTORS_OUTPUT_T</a></td><td class="desc">[Blank check sector(s)] command result table structure</td></tr>
<tr id="row_42_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___c_o_m_m_a_n_d___t.html" target="_self">FLASH_COMMAND_T</a></td><td class="desc">Command parameter table structure</td></tr>
<tr id="row_43_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___c_o_m_p_a_r_e___m_e_m___c_o_m_m_a_n_d___t.html" target="_self">FLASH_COMPARE_MEM_COMMAND_T</a></td><td class="desc">[Compare memory] command parameter table structure</td></tr>
<tr id="row_44_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___c_o_m_p_a_r_e___m_e_m___o_u_t_p_u_t___t.html" target="_self">FLASH_COMPARE_MEM_OUTPUT_T</a></td><td class="desc">[Compare memory] command result table structure</td></tr>
<tr id="row_45_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___c_o_p_y___r_a_m___t_o___f_l_a_s_h___c_o_m_m_a_n_d___t.html" target="_self">FLASH_COPY_RAM_TO_FLASH_COMMAND_T</a></td><td class="desc">[Copy Ram to Flash] command parameter table structure</td></tr>
<tr id="row_46_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___c_o_p_y___r_a_m___t_o___f_l_a_s_h___o_u_t_p_u_t___t.html" target="_self">FLASH_COPY_RAM_TO_FLASH_OUTPUT_T</a></td><td class="desc">[Copy Ram to Flash] command result table structure</td></tr>
<tr id="row_47_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___e_r_a_s_e___s_e_c_t_o_r_s___c_o_m_m_a_n_d___t.html" target="_self">FLASH_ERASE_SECTORS_COMMAND_T</a></td><td class="desc">[Erase Sector(s)] command parameter table structure</td></tr>
<tr id="row_48_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___e_r_a_s_e___s_e_c_t_o_r_s___o_u_t_p_u_t___t.html" target="_self">FLASH_ERASE_SECTORS_OUTPUT_T</a></td><td class="desc">[Erase Sector(s)] command result table structure</td></tr>
<tr id="row_49_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___o_u_t_p_u_t___t.html" target="_self">FLASH_OUTPUT_T</a></td><td class="desc">Command result table structure</td></tr>
<tr id="row_50_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___p_r_e_p_a_r_e___s_e_c_t_o_r_s___c_o_m_m_a_n_d___t.html" target="_self">FLASH_PREPARE_SECTORS_COMMAND_T</a></td><td class="desc">[Prepare sectors] command parameter table structure</td></tr>
<tr id="row_51_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___p_r_e_p_a_r_e___s_e_c_t_o_r_s___o_u_t_p_u_t___t.html" target="_self">FLASH_PREPARE_SECTORS_OUTPUT_T</a></td><td class="desc">[Prepare sectors] command result table structure</td></tr>
<tr id="row_52_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_a_d___b_o_o_t_c_o_d_e___v_e_r___c_o_m_m_a_n_d___t.html" target="_self">FLASH_READ_BOOTCODE_VER_COMMAND_T</a></td><td class="desc">[Read Boot code version number] command parameter table structure</td></tr>
<tr id="row_53_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_a_d___b_o_o_t_c_o_d_e___v_e_r___o_u_t_p_u_t___t.html" target="_self">FLASH_READ_BOOTCODE_VER_OUTPUT_T</a></td><td class="desc">[Read Boot code version number] command result table structure</td></tr>
<tr id="row_54_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_a_d___p_a_r_t___i_d___c_o_m_m_a_n_d___t.html" target="_self">FLASH_READ_PART_ID_COMMAND_T</a></td><td class="desc">[Read Part Identification number] command parameter table structure</td></tr>
<tr id="row_55_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_a_d___p_a_r_t___i_d___o_u_t_p_u_t___t.html" target="_self">FLASH_READ_PART_ID_OUTPUT_T</a></td><td class="desc">[Read Part Identification number] command result table structure</td></tr>
<tr id="row_56_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_a_d___u_i_d___c_o_m_m_a_n_d___t.html" target="_self">FLASH_READ_UID_COMMAND_T</a></td><td class="desc">[ReadUID] command parameter table structure</td></tr>
<tr id="row_57_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_a_d___u_i_d___o_u_t_p_u_t___t.html" target="_self">FLASH_READ_UID_OUTPUT_T</a></td><td class="desc">[ReadUID] command result table structure</td></tr>
<tr id="row_58_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_i_n_v_o_k_e___i_s_p___c_o_m_m_a_n_d___t.html" target="_self">FLASH_REINVOKE_ISP_COMMAND_T</a></td><td class="desc">[Reinvoke ISP] command parameter table structure</td></tr>
<tr id="row_59_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_l_a_s_h___r_e_i_n_v_o_k_e___i_s_p___o_u_t_p_u_t___t.html" target="_self">FLASH_REINVOKE_ISP_OUTPUT_T</a></td><td class="desc">[Reinvoke ISP] command result table structure</td></tr>
<tr id="row_60_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_f_o_n_t___t.html" target="_self">FONT_T</a></td><td class="desc"></td></tr>
<tr id="row_61_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structfs__file.html" target="_self">fs_file</a></td><td class="desc"></td></tr>
<tr id="row_62_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_g_p_d_m_a___channel___c_f_g___t.html" target="_self">GPDMA_Channel_CFG_T</a></td><td class="desc">GPDMA structure using for DMA configuration</td></tr>
<tr id="row_63_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___collection_path__t.html" target="_self">HID_CollectionPath_t</a></td><td class="desc">HID Parser Report Item Collection Path Structure</td></tr>
<tr id="row_64_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___min_max__t.html" target="_self">HID_MinMax_t</a></td><td class="desc">HID Parser Report Item Min/Max Structure</td></tr>
<tr id="row_65_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___report_info__t.html" target="_self">HID_ReportInfo_t</a></td><td class="desc">HID Parser State Structure</td></tr>
<tr id="row_66_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___report_item___attributes__t.html" target="_self">HID_ReportItem_Attributes_t</a></td><td class="desc">HID Parser Report Item Attributes Structure</td></tr>
<tr id="row_67_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___report_item__t.html" target="_self">HID_ReportItem_t</a></td><td class="desc">HID Parser Report Item Details Structure</td></tr>
<tr id="row_68_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___report_size_info__t.html" target="_self">HID_ReportSizeInfo_t</a></td><td class="desc">HID Parser Report Size Structure</td></tr>
<tr id="row_69_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___unit__t.html" target="_self">HID_Unit_t</a></td><td class="desc">HID Parser Report Item Unit Structure</td></tr>
<tr id="row_70_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_i_d___usage__t.html" target="_self">HID_Usage_t</a></td><td class="desc">HID Parser Report Item Usage Structure</td></tr>
<tr id="row_71_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structi2c__interface.html" target="_self">i2c_interface</a></td><td class="desc"></td></tr>
<tr id="row_72_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_c___p_a_r_a_m___t.html" target="_self">I2C_PARAM_T</a></td><td class="desc"></td></tr>
<tr id="row_73_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_c___r_e_s_u_l_t___t.html" target="_self">I2C_RESULT_T</a></td><td class="desc"></td></tr>
<tr id="row_74_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structi2c__slave__interface.html" target="_self">i2c_slave_interface</a></td><td class="desc"></td></tr>
<tr id="row_75_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_c___x_f_e_r___t.html" target="_self">I2C_XFER_T</a></td><td class="desc">Master transfer data structure definitions</td></tr>
<tr id="row_76_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_c_d___a_p_i___t.html" target="_self">I2CD_API_T</a></td><td class="desc"></td></tr>
<tr id="row_77_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i2_s___r_a_t_e___c_o_n_f_i_g.html" target="_self">I2S_RATE_CONFIG</a></td><td class="desc"></td></tr>
<tr id="row_78_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structimage__sig.html" target="_self">image_sig</a></td><td class="desc"></td></tr>
<tr id="row_79_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___a_d_c__001___t.html" target="_self">IP_ADC_001_T</a></td><td class="desc">10 or 12-bit ADC register block structure</td></tr>
<tr id="row_80_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___a_t_i_m_e_r__001___t.html" target="_self">IP_ATIMER_001_T</a></td><td class="desc">Alarm Timer register block structure</td></tr>
<tr id="row_81_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n__001___a_f___r_a_m___t.html" target="_self">IP_CAN_001_AF_RAM_T</a></td><td class="desc">CAN acceptance filter RAM register block structure</td></tr>
<tr id="row_82_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n__001___a_f___t.html" target="_self">IP_CAN_001_AF_T</a></td><td class="desc">CAN acceptance filter register block structure</td></tr>
<tr id="row_83_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n__001___c_r___t.html" target="_self">IP_CAN_001_CR_T</a></td><td class="desc">Central CAN register block structure</td></tr>
<tr id="row_84_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n__001___r_x___t.html" target="_self">IP_CAN_001_RX_T</a></td><td class="desc">CAN Receive register block structure</td></tr>
<tr id="row_85_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n__001___t.html" target="_self">IP_CAN_001_T</a></td><td class="desc">CAN register block structure</td></tr>
<tr id="row_86_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n__001___t_x___t.html" target="_self">IP_CAN_001_TX_T</a></td><td class="desc">CAN Transmit register block structure</td></tr>
<tr id="row_87_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n___a_f___l_u_t___t.html" target="_self">IP_CAN_AF_LUT_T</a></td><td class="desc">Acceptance Filter Section Table structure</td></tr>
<tr id="row_88_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n___b_u_s___t_i_m_i_n_g___t.html" target="_self">IP_CAN_BUS_TIMING_T</a></td><td class="desc">CAN Bus Timing Structure</td></tr>
<tr id="row_89_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n___e_x_t___i_d___entry___t.html" target="_self">IP_CAN_EXT_ID_Entry_T</a></td><td class="desc">Extended ID Entry structure</td></tr>
<tr id="row_90_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n___e_x_t___i_d___r_a_n_g_e___entry___t.html" target="_self">IP_CAN_EXT_ID_RANGE_Entry_T</a></td><td class="desc">Extended ID Range structure</td></tr>
<tr id="row_91_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n___m_s_g___t.html" target="_self">IP_CAN_MSG_T</a></td><td class="desc">CAN Message Object Structure</td></tr>
<tr id="row_92_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n___s_t_d___i_d___entry___t.html" target="_self">IP_CAN_STD_ID_Entry_T</a></td><td class="desc">Standard ID Entry structure</td></tr>
<tr id="row_93_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_a_n___s_t_d___i_d___r_a_n_g_e___entry___t.html" target="_self">IP_CAN_STD_ID_RANGE_Entry_T</a></td><td class="desc">Standard ID Range structure</td></tr>
<tr id="row_94_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_c_a_n__001___i_f___t.html" target="_self">IP_CCAN_001_IF_T</a></td><td class="desc">CCAN message interface register block structure</td></tr>
<tr id="row_95_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_c_a_n__001___t.html" target="_self">IP_CCAN_001_T</a></td><td class="desc">CCAN Controller Area Network register block structure</td></tr>
<tr id="row_96_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_m_p__001___t.html" target="_self">IP_CMP_001_T</a></td><td class="desc">Comparator (CMP) register block structure</td></tr>
<tr id="row_97_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___c_r_c__001___t.html" target="_self">IP_CRC_001_T</a></td><td class="desc">CRC register block structure</td></tr>
<tr id="row_98_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___d_a_c__001___t.html" target="_self">IP_DAC_001_T</a></td><td class="desc">DAC register block structure</td></tr>
<tr id="row_99_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_e_p_r_o_m__001___t.html" target="_self">IP_EEPROM_001_T</a></td><td class="desc">EEPROM register block structure</td></tr>
<tr id="row_100_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_e_p_r_o_m__002___t.html" target="_self">IP_EEPROM_002_T</a></td><td class="desc">EEPROM register block structure</td></tr>
<tr id="row_101_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_m_c__001___t.html" target="_self">IP_EMC_001_T</a></td><td class="desc">External Memory Controller (EMC) register block structure</td></tr>
<tr id="row_102_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_m_c___d_y_n___c_o_n_f_i_g___t.html" target="_self">IP_EMC_DYN_CONFIG_T</a></td><td class="desc">EMC Dynamic Configure Struct</td></tr>
<tr id="row_103_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t.html" target="_self">IP_EMC_DYN_DEVICE_CONFIG_T</a></td><td class="desc">EMC Dynamic Device Configuration structure used for IP drivers</td></tr>
<tr id="row_104_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_m_c___s_t_a_t_i_c___c_o_n_f_i_g___t.html" target="_self">IP_EMC_STATIC_CONFIG_T</a></td><td class="desc">EMC Static Configure Structure</td></tr>
<tr id="row_105_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__001___e_n_h_r_x_d_e_s_c___t.html" target="_self">IP_ENET_001_ENHRXDESC_T</a></td><td class="desc">Structure of a enhanced receive descriptor (with timestamp)</td></tr>
<tr id="row_106_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__001___e_n_h_t_x_d_e_s_c___t.html" target="_self">IP_ENET_001_ENHTXDESC_T</a></td><td class="desc">Structure of a enhanced transmit descriptor (with timestamp)</td></tr>
<tr id="row_107_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__001___r_x_d_e_s_c___t.html" target="_self">IP_ENET_001_RXDESC_T</a></td><td class="desc">Structure of a receive descriptor (without timestamp)</td></tr>
<tr id="row_108_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__001___t.html" target="_self">IP_ENET_001_T</a></td><td class="desc">10/100 MII &amp; RMII Ethernet with timestamping register block structure</td></tr>
<tr id="row_109_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__001___t_x_d_e_s_c___t.html" target="_self">IP_ENET_001_TXDESC_T</a></td><td class="desc">Structure of a transmit descriptor (without timestamp)</td></tr>
<tr id="row_110_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___c_o_n_t_r_o_l___t.html" target="_self">IP_ENET_002_CONTROL_T</a></td><td class="desc">Ethernet Control register block structure</td></tr>
<tr id="row_111_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___m_a_c___t.html" target="_self">IP_ENET_002_MAC_T</a></td><td class="desc">Ethernet (002) MAC register block structure</td></tr>
<tr id="row_112_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___m_o_d_u_l_e___c_t_r_l___t.html" target="_self">IP_ENET_002_MODULE_CTRL_T</a></td><td class="desc">Ethernet Module Control register block structure</td></tr>
<tr id="row_113_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___r_x_d_e_s_c___t.html" target="_self">IP_ENET_002_RXDESC_T</a></td><td class="desc">RX Descriptor structure</td></tr>
<tr id="row_114_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___r_x_f_i_l_t_e_r___t.html" target="_self">IP_ENET_002_RXFILTER_T</a></td><td class="desc">Ethernet Receive Filter register block structure</td></tr>
<tr id="row_115_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___r_x_s_t_a_t___t.html" target="_self">IP_ENET_002_RXSTAT_T</a></td><td class="desc">RX Status structure</td></tr>
<tr id="row_116_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___t.html" target="_self">IP_ENET_002_T</a></td><td class="desc">Ethernet register block structure</td></tr>
<tr id="row_117_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___t_r_a_n_s_f_e_r___i_n_f_o___t.html" target="_self">IP_ENET_002_TRANSFER_INFO_T</a></td><td class="desc">Ethernet Transfer register Block Structure</td></tr>
<tr id="row_118_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___t_x_d_e_s_c___t.html" target="_self">IP_ENET_002_TXDESC_T</a></td><td class="desc">TX Descriptor structure</td></tr>
<tr id="row_119_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___e_n_e_t__002___t_x_s_t_a_t___t.html" target="_self">IP_ENET_002_TXSTAT_T</a></td><td class="desc">TX Status structure</td></tr>
<tr id="row_120_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_i_m_a__001___t.html" target="_self">IP_GIMA_001_T</a></td><td class="desc">Global Input Multiplexer Array (GIMA) register block structure</td></tr>
<tr id="row_121_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_d_m_a__001___c_h___t.html" target="_self">IP_GPDMA_001_CH_T</a></td><td class="desc">GPDMA Channel register block structure</td></tr>
<tr id="row_122_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_d_m_a__001___t.html" target="_self">IP_GPDMA_001_T</a></td><td class="desc">GPDMA register block</td></tr>
<tr id="row_123_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_i_o__001___t.html" target="_self">IP_GPIO_001_T</a></td><td class="desc">GPIO port register block structure</td></tr>
<tr id="row_124_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_i_o__002___t.html" target="_self">IP_GPIO_002_T</a></td><td class="desc">GPIO port (GPIO_PORT) for LPC175x_6x, LPC177x_8x and LPC407x_8x</td></tr>
<tr id="row_125_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_i_o__003___t.html" target="_self">IP_GPIO_003_T</a></td><td class="desc">GPIO port register block structure</td></tr>
<tr id="row_126_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_i_o_g_r_o_u_p_i_n_t__001___t.html" target="_self">IP_GPIOGROUPINT_001_T</a></td><td class="desc">GPIO grouped interrupt register block structure</td></tr>
<tr id="row_127_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_i_o_i_n_t__001___t.html" target="_self">IP_GPIOINT_001_T</a></td><td class="desc">GPIO Interrupt register block structure</td></tr>
<tr id="row_128_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___g_p_i_o_p_i_n_i_n_t__001___t.html" target="_self">IP_GPIOPININT_001_T</a></td><td class="desc">GPIO pin interrupt register block structure</td></tr>
<tr id="row_129_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___i2_c__001___t.html" target="_self">IP_I2C_001_T</a></td><td class="desc">I2C register block structure</td></tr>
<tr id="row_130_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___i2_s__001___t.html" target="_self">IP_I2S_001_T</a></td><td class="desc">I2S register block structure</td></tr>
<tr id="row_131_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___l_c_d__001___t.html" target="_self">IP_LCD_001_T</a></td><td class="desc">LCD Controller register block structure</td></tr>
<tr id="row_132_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___m_c_p_w_m__001___t.html" target="_self">IP_MCPWM_001_T</a></td><td class="desc">Motor Control PWM register block structure</td></tr>
<tr id="row_133_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___m_r_t__001___t.html" target="_self">IP_MRT_001_T</a></td><td class="desc">MRT register block structure</td></tr>
<tr id="row_134_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___p_m_c__001___t.html" target="_self">IP_PMC_001_T</a></td><td class="desc">Power Management Controller register block structure</td></tr>
<tr id="row_135_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___q_e_i__001___t.html" target="_self">IP_QEI_001_T</a></td><td class="desc">Quadrature Encoder Interface register block structure</td></tr>
<tr id="row_136_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___r_e_g_f_i_l_e__001___t.html" target="_self">IP_REGFILE_001_T</a></td><td class="desc">Register File register block structure</td></tr>
<tr id="row_137_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___r_i_t_i_m_e_r__001___t.html" target="_self">IP_RITIMER_001_T</a></td><td class="desc">Repetitive Interrupt Timer register block structure</td></tr>
<tr id="row_138_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___r_t_c__001___t.html" target="_self">IP_RTC_001_T</a></td><td class="desc">Real Time Clock register block structure</td></tr>
<tr id="row_139_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___r_t_c___t_i_m_e___t.html" target="_self">IP_RTC_TIME_T</a></td><td class="desc"></td></tr>
<tr id="row_140_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_c_t__001___t.html" target="_self">IP_SCT_001_T</a></td><td class="desc">State Configurable Timer register block structure</td></tr>
<tr id="row_141_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_d_c__001___d_a_t_a___t_r_a_n_s_f_e_r___t.html" target="_self">IP_SDC_001_DATA_TRANSFER_T</a></td><td class="desc">SDC Data Transfer Setup structure</td></tr>
<tr id="row_142_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_d_c__001___r_e_s_p___t.html" target="_self">IP_SDC_001_RESP_T</a></td><td class="desc">SDC Command Response structure</td></tr>
<tr id="row_143_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_d_c__001___t.html" target="_self">IP_SDC_001_T</a></td><td class="desc">SD/MMC card Interface (SDC) register block structure</td></tr>
<tr id="row_144_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_d_m_m_c__001___t.html" target="_self">IP_SDMMC_001_T</a></td><td class="desc">SD/MMC &amp; SDIO register block structure</td></tr>
<tr id="row_145_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_g_p_i_o__001___t.html" target="_self">IP_SGPIO_001_T</a></td><td class="desc">Serial GPIO register block structure</td></tr>
<tr id="row_146_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_p_i__001___t.html" target="_self">IP_SPI_001_T</a></td><td class="desc">SPI register block structure</td></tr>
<tr id="row_147_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_p_i__002___t.html" target="_self">IP_SPI_002_T</a></td><td class="desc">SPI register block structure</td></tr>
<tr id="row_148_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_p_i___c_o_n_f_i_g___t.html" target="_self">IP_SPI_CONFIG_T</a></td><td class="desc">SPI Configure Struct</td></tr>
<tr id="row_149_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_p_i___d_e_l_a_y___c_o_n_f_i_g___t.html" target="_self">IP_SPI_DELAY_CONFIG_T</a></td><td class="desc">SPI Delay Configure Struct</td></tr>
<tr id="row_150_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___s_s_p__001___t.html" target="_self">IP_SSP_001_T</a></td><td class="desc">SSP register block structure</td></tr>
<tr id="row_151_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___t_i_m_e_r__001___t.html" target="_self">IP_TIMER_001_T</a></td><td class="desc">32-bit Standard timer register block structure</td></tr>
<tr id="row_152_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html" target="_self">IP_USART_001_T</a></td><td class="desc">USART register block structure</td></tr>
<tr id="row_153_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___u_s_a_r_t__002___t.html" target="_self">IP_USART_002_T</a></td><td class="desc">USART2 register block structure</td></tr>
<tr id="row_154_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___u_s_b__001___t.html" target="_self">IP_USB_001_T</a></td><td class="desc">USB register block structure</td></tr>
<tr id="row_155_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___u_s_b_h_s__001___t.html" target="_self">IP_USBHS_001_T</a></td><td class="desc">USB High-Speed register block structure</td></tr>
<tr id="row_156_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___w_k_t__001___t.html" target="_self">IP_WKT_001_T</a></td><td class="desc">Self wake-up timer register block structure</td></tr>
<tr id="row_157_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_i_p___w_w_d_t__001___t.html" target="_self">IP_WWDT_001_T</a></td><td class="desc">Windowed Watchdog register block structure</td></tr>
<tr id="row_158_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structipc__queue.html" target="_self">ipc_queue</a></td><td class="desc">IPC Queue Structure used for sync between M0 and M4</td></tr>
<tr id="row_159_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structipcex__msg__t.html" target="_self">ipcex_msg_t</a></td><td class="desc"></td></tr>
<tr id="row_160_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_k9_f1_g___i_d___t.html" target="_self">K9F1G_ID_T</a></td><td class="desc"></td></tr>
<tr id="row_161_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_c_d___config___t.html" target="_self">LCD_Config_T</a></td><td class="desc">A structure for LCD Configuration</td></tr>
<tr id="row_162_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_c_d___p_a_l_e_t_t_e___e_n_t_r_y___t.html" target="_self">LCD_PALETTE_ENTRY_T</a></td><td class="desc">LCD Palette entry format</td></tr>
<tr id="row_163_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_c_u1___t.html" target="_self">LPC_CCU1_T</a></td><td class="desc">CCU1 register block structure</td></tr>
<tr id="row_164_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_c_u2___t.html" target="_self">LPC_CCU2_T</a></td><td class="desc">CCU2 register block structure</td></tr>
<tr id="row_165_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_g_u___t.html" target="_self">LPC_CGU_T</a></td><td class="desc">LPC18XX/43XX CGU register block structure</td></tr>
<tr id="row_166_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___c_r_e_g___t.html" target="_self">LPC_CREG_T</a></td><td class="desc">CREG Register Block</td></tr>
<tr id="row_167_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structlpc__enetdata.html" target="_self">lpc_enetdata</a></td><td class="desc">Debug output formatter lock define When using FreeRTOS and with LWIP_DEBUG enabled, enabling this define will allow RX debug messages to not interleave with the TX messages (so they are actually readable). Not enabling this define when the system is under load will cause the output to be unreadable. There is a small tradeoff in performance for this so use it only for debug</td></tr>
<tr id="row_168_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structlpc__enetdata__t.html" target="_self">lpc_enetdata_t</a></td><td class="desc"></td></tr>
<tr id="row_169_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___e_v_r_t___t.html" target="_self">LPC_EVRT_T</a></td><td class="desc">Event Router register structure</td></tr>
<tr id="row_170_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___f_m_c___t.html" target="_self">LPC_FMC_T</a></td><td class="desc">FLASH Memory Controller Unit register block structure</td></tr>
<tr id="row_171_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___i_o_c_o_n___t.html" target="_self">LPC_IOCON_T</a></td><td class="desc">IOCON register block</td></tr>
<tr id="row_172_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___m_r_t___t.html" target="_self">LPC_MRT_T</a></td><td class="desc">MRT register block structure</td></tr>
<tr id="row_173_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structlpc__nandflash__size__t.html" target="_self">lpc_nandflash_size_t</a></td><td class="desc">NAND Flash Size structure</td></tr>
<tr id="row_174_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___o_t_p___t.html" target="_self">LPC_OTP_T</a></td><td class="desc">OTP Register block</td></tr>
<tr id="row_175_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___p_i_n___i_n_t___t.html" target="_self">LPC_PIN_INT_T</a></td><td class="desc">LPC8xx Pin Interrupt and Pattern Match register block structure</td></tr>
<tr id="row_176_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___p_m_u___t.html" target="_self">LPC_PMU_T</a></td><td class="desc">Power Management Unit register block structure</td></tr>
<tr id="row_177_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___r_g_u___t.html" target="_self">LPC_RGU_T</a></td><td class="desc">RGU register structure</td></tr>
<tr id="row_178_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___s_c_u___t.html" target="_self">LPC_SCU_T</a></td><td class="desc">System Control Unit register block</td></tr>
<tr id="row_179_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___s_w_m___t.html" target="_self">LPC_SWM_T</a></td><td class="desc">LPC8XX Switch Matrix register block structure</td></tr>
<tr id="row_180_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html" target="_self">LPC_SYSCTL_T</a></td><td class="desc">LPC11XX System Control block structure</td></tr>
<tr id="row_181_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_l_p_c___u_s_b___t.html" target="_self">LPC_USB_T</a></td><td class="desc">LPC11xx USB device register block structure</td></tr>
<tr id="row_182_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structmci__card__struct.html" target="_self">mci_card_struct</a></td><td class="desc"></td></tr>
<tr id="row_183_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structmem__pool.html" target="_self">MEM_POOL</a></td><td class="desc"></td></tr>
<tr id="row_184_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_m_e_m___t_e_s_t___s_e_t_u_p___t.html" target="_self">MEM_TEST_SETUP_T</a></td><td class="desc">Memory test address/size and result structure</td></tr>
<tr id="row_185_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structmessage__object.html" target="_self">message_object</a></td><td class="desc">CAN message object structure</td></tr>
<tr id="row_186_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="union_next_link_pointer.html" target="_self">NextLinkPointer</a></td><td class="desc"></td></tr>
<tr id="row_187_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_o_h_c_i___h_o_s_t___d_a_t_a___t.html" target="_self">OHCI_HOST_DATA_T</a></td><td class="desc"></td></tr>
<tr id="row_188_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__flag__grp.html" target="_self">OS_FLAG_GRP</a></td><td class="desc"></td></tr>
<tr id="row_189_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__mem.html" target="_self">OS_MEM</a></td><td class="desc"></td></tr>
<tr id="row_190_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__msg.html" target="_self">OS_MSG</a></td><td class="desc"></td></tr>
<tr id="row_191_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__msg__pool.html" target="_self">OS_MSG_POOL</a></td><td class="desc"></td></tr>
<tr id="row_192_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__msg__q.html" target="_self">OS_MSG_Q</a></td><td class="desc"></td></tr>
<tr id="row_193_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__mutex.html" target="_self">OS_MUTEX</a></td><td class="desc"></td></tr>
<tr id="row_194_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__pend__data.html" target="_self">OS_PEND_DATA</a></td><td class="desc"></td></tr>
<tr id="row_195_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__pend__list.html" target="_self">OS_PEND_LIST</a></td><td class="desc"></td></tr>
<tr id="row_196_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__pend__obj.html" target="_self">OS_PEND_OBJ</a></td><td class="desc"></td></tr>
<tr id="row_197_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__q.html" target="_self">OS_Q</a></td><td class="desc"></td></tr>
<tr id="row_198_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__rdy__list.html" target="_self">OS_RDY_LIST</a></td><td class="desc"></td></tr>
<tr id="row_199_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__sem.html" target="_self">OS_SEM</a></td><td class="desc"></td></tr>
<tr id="row_200_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__tcb.html" target="_self">OS_TCB</a></td><td class="desc"></td></tr>
<tr id="row_201_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__tick__spoke.html" target="_self">OS_TICK_SPOKE</a></td><td class="desc"></td></tr>
<tr id="row_202_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__tmr.html" target="_self">OS_TMR</a></td><td class="desc"></td></tr>
<tr id="row_203_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structos__tmr__spoke.html" target="_self">OS_TMR_SPOKE</a></td><td class="desc"></td></tr>
<tr id="row_204_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_c_d___endpoint_descriptor.html" target="_self">PHCD_EndpointDescriptor</a></td><td class="desc"></td></tr>
<tr id="row_205_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_c_d___general_transfer_descriptor.html" target="_self">PHCD_GeneralTransferDescriptor</a></td><td class="desc"></td></tr>
<tr id="row_206_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_h_c_d___q_t_d.html" target="_self">PHCD_QTD</a></td><td class="desc"></td></tr>
<tr id="row_207_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_p_i_m_a___container__t.html" target="_self">PIMA_Container_t</a></td><td class="desc">PIMA Still Image Device Command/Response Container</td></tr>
<tr id="row_208_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_p_i_n_m_u_x___g_r_p___t.html" target="_self">PINMUX_GRP_T</a></td><td class="desc"></td></tr>
<tr id="row_209_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_pipe___handle___t.html" target="_self">Pipe_Handle_T</a></td><td class="desc"></td></tr>
<tr id="row_210_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_pipe___stream___handle___t.html" target="_self">Pipe_Stream_Handle_T</a></td><td class="desc"></td></tr>
<tr id="row_211_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structs_mem_block_info.html" target="_self">PMemBlockInfo</a></td><td class="desc"></td></tr>
<tr id="row_212_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_p_r_o_g_a_l_g_o_s___t.html" target="_self">PROGALGOS_T</a></td><td class="desc"></td></tr>
<tr id="row_213_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structp_s_d_m_m_c___d_m_a___t.html" target="_self">pSDMMC_DMA_T</a></td><td class="desc">SDIO chained DMA descriptor</td></tr>
<tr id="row_214_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_p_w_r_d___a_p_i___t.html" target="_self">PWRD_API_T</a></td><td class="desc">LPC8XX Power ROM API structure</td></tr>
<tr id="row_215_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_ring___buffer__t.html" target="_self">Ring_Buffer_t</a></td><td class="desc"></td></tr>
<tr id="row_216_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_r_i_n_g_b_u_f_f___t.html" target="_self">RINGBUFF_T</a></td><td class="desc">Ring buffer structure</td></tr>
<tr id="row_217_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_r_o_m___a_p_i___t.html" target="_self">ROM_API_T</a></td><td class="desc">LPC8XX High level ROM API structure</td></tr>
<tr id="row_218_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_r_o_m___f_u_n_c_t_i_o_n___t_a_b_l_e.html" target="_self">ROM_FUNCTION_TABLE</a></td><td class="desc"></td></tr>
<tr id="row_219_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_r_t_c.html" target="_self">RTC</a></td><td class="desc"></td></tr>
<tr id="row_220_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_c_s_i___capacity__t.html" target="_self">SCSI_Capacity_t</a></td><td class="desc">SCSI Device LUN Capacity Structure</td></tr>
<tr id="row_221_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structsdif__device.html" target="_self">sdif_device</a></td><td class="desc">SDIO device type</td></tr>
<tr id="row_222_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_d_m_m_c___c_a_r_d___t.html" target="_self">SDMMC_CARD_T</a></td><td class="desc">SD/MMC Card specific setup data structure</td></tr>
<tr id="row_223_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_d_m_m_c___e_v_e_n_t___t.html" target="_self">SDMMC_EVENT_T</a></td><td class="desc">SDC Event structure</td></tr>
<tr id="row_224_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_e_c_t_o_r___i_n_f_o___t.html" target="_self">SECTOR_INFO_T</a></td><td class="desc"></td></tr>
<tr id="row_225_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_p_i___address__t.html" target="_self">SPI_Address_t</a></td><td class="desc"></td></tr>
<tr id="row_226_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_s_p___config_format.html" target="_self">SSP_ConfigFormat</a></td><td class="desc"></td></tr>
<tr id="row_227_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structst___e_h_c_d___i_t_d.html" target="_self">st_EHCD_ITD</a></td><td class="desc"></td></tr>
<tr id="row_228_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structst___e_h_c_d___q_h_d.html" target="_self">st_EHCD_QHD</a></td><td class="desc"></td></tr>
<tr id="row_229_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structst___e_h_c_d___s_i_t_d.html" target="_self">st_EHCD_SITD</a></td><td class="desc"></td></tr>
<tr id="row_230_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structst___h_c___e_d.html" target="_self">st_HC_ED</a></td><td class="desc"></td></tr>
<tr id="row_231_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structst___h_c___g_t_d.html" target="_self">st_HC_GTD</a></td><td class="desc"></td></tr>
<tr id="row_232_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structst___h_c___h_c_c_a.html" target="_self">st_HC_HCCA</a></td><td class="desc"></td></tr>
<tr id="row_233_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structst___h_c_d___iso_transfer_descriptor.html" target="_self">st_HCD_IsoTransferDescriptor</a></td><td class="desc"></td></tr>
<tr id="row_234_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_w_i_m___w_i_n_d_o_w___t.html" target="_self">SWIM_WINDOW_T</a></td><td class="desc">Structure used to store information about a specific window</td></tr>
<tr id="row_235_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t.html" target="_self">SYSCTL_PLL_REGS_T</a></td><td class="desc">LPC17XX/40XX Clock and Power PLL register block structure</td></tr>
<tr id="row_236_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_t_s_c2046___init___t.html" target="_self">TSC2046_Init_T</a></td><td class="desc"></td></tr>
<tr id="row_237_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_a_r_t___a_b___c_f_g___t.html" target="_self">UART_AB_CFG_T</a></td><td class="desc">Auto Baudrate mode configuration type definition</td></tr>
<tr id="row_238_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_a_r_t___c_o_n_f_i_g___t.html" target="_self">UART_CONFIG_T</a></td><td class="desc"></td></tr>
<tr id="row_239_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html" target="_self">UART_FIFO_CFG_T</a></td><td class="desc">UART FIFO Configuration Structure definition</td></tr>
<tr id="row_240_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_a_r_t___p_a_r_a_m___t.html" target="_self">UART_PARAM_T</a></td><td class="desc"></td></tr>
<tr id="row_241_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_a_r_t___ring_buffer___t.html" target="_self">UART_RingBuffer_T</a></td><td class="desc">UART Ring buffer structure</td></tr>
<tr id="row_242_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_a_r_t_d___a_p_i___t.html" target="_self">UARTD_API_T</a></td><td class="desc"></td></tr>
<tr id="row_243_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___audio___device__t.html" target="_self">USB_ClassInfo_Audio_Device_t</a></td><td class="desc">Audio Class Device Mode Configuration and State Structure</td></tr>
<tr id="row_244_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___audio___host__t.html" target="_self">USB_ClassInfo_Audio_Host_t</a></td><td class="desc">Audio Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_245_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___c_d_c___device__t.html" target="_self">USB_ClassInfo_CDC_Device_t</a></td><td class="desc">CDC Class Device Mode Configuration and State Structure</td></tr>
<tr id="row_246_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___c_d_c___host__t.html" target="_self">USB_ClassInfo_CDC_Host_t</a></td><td class="desc">CDC Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_247_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___h_i_d___device__t.html" target="_self">USB_ClassInfo_HID_Device_t</a></td><td class="desc">HID Class Device Mode Configuration and State Structure</td></tr>
<tr id="row_248_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___h_i_d___host__t.html" target="_self">USB_ClassInfo_HID_Host_t</a></td><td class="desc">HID Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_249_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___m_i_d_i___device__t.html" target="_self">USB_ClassInfo_MIDI_Device_t</a></td><td class="desc">MIDI Class Device Mode Configuration and State Structure</td></tr>
<tr id="row_250_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___m_i_d_i___host__t.html" target="_self">USB_ClassInfo_MIDI_Host_t</a></td><td class="desc">MIDI Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_251_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___m_s___device__t.html" target="_self">USB_ClassInfo_MS_Device_t</a></td><td class="desc">Mass Storage Class Device Mode Configuration and State Structure</td></tr>
<tr id="row_252_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___m_s___host__t.html" target="_self">USB_ClassInfo_MS_Host_t</a></td><td class="desc">Mass Storage Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_253_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___p_r_n_t___host__t.html" target="_self">USB_ClassInfo_PRNT_Host_t</a></td><td class="desc">Printer Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_254_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___r_n_d_i_s___device__t.html" target="_self">USB_ClassInfo_RNDIS_Device_t</a></td><td class="desc">RNDIS Class Device Mode Configuration and State Structure</td></tr>
<tr id="row_255_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___r_n_d_i_s___host__t.html" target="_self">USB_ClassInfo_RNDIS_Host_t</a></td><td class="desc">RNDIS Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_256_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___class_info___s_i___host__t.html" target="_self">USB_ClassInfo_SI_Host_t</a></td><td class="desc">Still Image Class Host Mode Configuration and State Structure</td></tr>
<tr id="row_257_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___c_m_d___s_t_a_t.html" target="_self">USB_CMD_STAT</a></td><td class="desc"></td></tr>
<tr id="row_258_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___c_o_r_e___d_e_s_c_s___t.html" target="_self">USB_CORE_DESCS_T</a></td><td class="desc">USB descriptors data structure</td></tr>
<tr id="row_259_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___descriptor___configuration__t.html" target="_self">USB_Descriptor_Configuration_t</a></td><td class="desc">Type define for the device configuration descriptor structure. This must be defined in the application code, as the configuration descriptor contains several sub-descriptors which vary between devices, and which describe the device's usage to the host</td></tr>
<tr id="row_260_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___h_i_d___r_e_p_o_r_t___t.html" target="_self">USB_HID_REPORT_T</a></td><td class="desc">HID report descriptor data structure</td></tr>
<tr id="row_261_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b___pipe___data__t.html" target="_self">USB_Pipe_Data_t</a></td><td class="desc"></td></tr>
<tr id="row_262_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___a_p_i___i_n_i_t___p_a_r_a_m___t.html" target="_self">USBD_API_INIT_PARAM_T</a></td><td class="desc">USB device stack initilization parameter data structure</td></tr>
<tr id="row_263_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___a_p_i___t.html" target="_self">USBD_API_T</a></td><td class="desc">Main USBD API functions structure.This structure contains pointer to various USB Device stack's sub-module function tables. This structure is used as main entry point to access various methods (grouped in sub-modules) exposed by ROM based USB device stack</td></tr>
<tr id="row_264_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___c_d_c___a_p_i___t.html" target="_self">USBD_CDC_API_T</a></td><td class="desc">CDC class API functions structure.This module exposes functions which interact directly with USB device controller hardware</td></tr>
<tr id="row_265_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___c_d_c___i_n_i_t___p_a_r_a_m___t.html" target="_self">USBD_CDC_INIT_PARAM_T</a></td><td class="desc">Communication Device Class function driver initilization parameter data structure</td></tr>
<tr id="row_266_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___c_o_r_e___a_p_i___t.html" target="_self">USBD_CORE_API_T</a></td><td class="desc">USBD stack Core API functions structure</td></tr>
<tr id="row_267_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___d_f_u___a_p_i___t.html" target="_self">USBD_DFU_API_T</a></td><td class="desc">DFU class API functions structure.This module exposes functions which interact directly with USB device controller hardware</td></tr>
<tr id="row_268_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___d_f_u___i_n_i_t___p_a_r_a_m___t.html" target="_self">USBD_DFU_INIT_PARAM_T</a></td><td class="desc">USB descriptors data structure</td></tr>
<tr id="row_269_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___h_i_d___a_p_i___t.html" target="_self">USBD_HID_API_T</a></td><td class="desc">HID class API functions structure.This structure contains pointers to all the function exposed by HID function driver module</td></tr>
<tr id="row_270_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___h_i_d___i_n_i_t___p_a_r_a_m___t.html" target="_self">USBD_HID_INIT_PARAM_T</a></td><td class="desc">USB descriptors data structure</td></tr>
<tr id="row_271_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___h_w___a_p_i___t.html" target="_self">USBD_HW_API_T</a></td><td class="desc">Hardware API functions structure.This module exposes functions which interact directly with USB device controller hardware</td></tr>
<tr id="row_272_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___m_s_c___a_p_i___t.html" target="_self">USBD_MSC_API_T</a></td><td class="desc">MSC class API functions structure.This module exposes functions which interact directly with USB device controller hardware</td></tr>
<tr id="row_273_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___m_s_c___i_n_i_t___p_a_r_a_m___t.html" target="_self">USBD_MSC_INIT_PARAM_T</a></td><td class="desc">Mass Storage class function driver initilization parameter data structure</td></tr>
<tr id="row_274_" class="even"><td class="entry"><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="struct_u_s_b_d___o_v_e_r_r_i_d_e_s___t.html" target="_self">USBD_OVERRIDES_T</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri May 10 2013 10:43:26 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
