Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/Ray_AABB_11_2_tb_isim_beh.exe" -prj "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/Ray_AABB_11_2_tb_beh.prj" "work.Ray_AABB_11_2_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/less_than.v" into library work
Analyzing Verilog file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/less_or_equal.v" into library work
Analyzing Verilog file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/greater_than.v" into library work
Analyzing Verilog file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/greater_or_equal.v" into library work
Analyzing Verilog file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/Ray_AABB.v" into library work
Analyzing Verilog file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/Ray_AABB_11_2_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/FPSub11_2.vhdl" into library work
Parsing VHDL file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/FPSub11_2_rndu.vhdl" into library work
Parsing VHDL file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/FPSub11_2_rndd.vhdl" into library work
Parsing VHDL file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/FPMul11_2_rndu.vhdl" into library work
Parsing VHDL file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/FPMul11_2_rndd.vhdl" into library work
Parsing VHDL file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/FPAdd11_2_rndu.vhdl" into library work
Parsing VHDL file "C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/FPAdd11_2_rndd.vhdl" into library work
Starting static elaboration
Completed static elaboration
Compiling module less_than
Compiling module greater_than
Compiling module greater_or_equal
Compiling module less_or_equal
Compiling module Ray_AABB_11_2
Compiling module Ray_AABB_11_2_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture arch of entity RightShifter_3_by_max_5_F400_uid4_rndda [rightshifter_3_by_max_5_f400_uid...]
Compiling architecture arch of entity IntAdder_6_f400_uid8_rndda [intadder_6_f400_uid8_rndda_defau...]
Compiling architecture arch of entity LZCShifter_7_to_7_counting_8_F400_uid16_rndda [lzcshifter_7_to_7_counting_8_f40...]
Compiling architecture arch of entity IntAdder_16_f400_uid20_rndda [intadder_16_f400_uid20_rndda_def...]
Compiling architecture arch of entity FPAdd_11_2_F400_uid2_rndd [fpadd_11_2_f400_uid2_rndd_defaul...]
Compiling architecture arch of entity RightShifter_3_by_max_5_F400_uid4_rndua [rightshifter_3_by_max_5_f400_uid...]
Compiling architecture arch of entity IntAdder_6_f400_uid8_rndua [intadder_6_f400_uid8_rndua_defau...]
Compiling architecture arch of entity LZCShifter_7_to_7_counting_8_F400_uid16_rndua [lzcshifter_7_to_7_counting_8_f40...]
Compiling architecture arch of entity IntAdder_16_f400_uid20_rndua [intadder_16_f400_uid20_rndua_def...]
Compiling architecture arch of entity FPAdd_11_2_F400_uid2_rndu [fpadd_11_2_f400_uid2_rndu_defaul...]
Compiling architecture arch of entity RightShifter_3_by_max_5_F400_uid4_rndd [rightshifter_3_by_max_5_f400_uid...]
Compiling architecture arch of entity IntAdder_6_f400_uid8_rndd [intadder_6_f400_uid8_rndd_defaul...]
Compiling architecture arch of entity LZCShifter_7_to_7_counting_8_F400_uid16_rndd [lzcshifter_7_to_7_counting_8_f40...]
Compiling architecture arch of entity IntAdder_16_f400_uid20_rndd [intadder_16_f400_uid20_rndd_defa...]
Compiling architecture arch of entity FPSub_11_2_F400_uid2_rndd [fpsub_11_2_f400_uid2_rndd_defaul...]
Compiling architecture arch of entity RightShifter_3_by_max_5_F400_uid4_rndu [rightshifter_3_by_max_5_f400_uid...]
Compiling architecture arch of entity IntAdder_6_f400_uid8_rndu [intadder_6_f400_uid8_rndu_defaul...]
Compiling architecture arch of entity LZCShifter_7_to_7_counting_8_F400_uid16_rndu [lzcshifter_7_to_7_counting_8_f40...]
Compiling architecture arch of entity IntAdder_16_f400_uid20_rndu [intadder_16_f400_uid20_rndu_defa...]
Compiling architecture arch of entity FPSub_11_2_F400_uid2_rndu [fpsub_11_2_f400_uid2_rndu_defaul...]
Compiling package numeric_std
Compiling architecture arch of entity SmallMultTableP3x3r6XuYu_F400_uid8_rndu [smallmulttablep3x3r6xuyu_f400_ui...]
Compiling architecture arch of entity IntMultiplier_UsingDSP_3_3_6_unsigned_F400_uid4_rndu [intmultiplier_usingdsp_3_3_6_uns...]
Compiling architecture arch of entity IntAdder_15_f400_uid14_rndu [intadder_15_f400_uid14_rndu_defa...]
Compiling architecture arch of entity FPMult_11_2_F400_uid2_rndu [fpmult_11_2_f400_uid2_rndu_defau...]
Compiling architecture arch of entity SmallMultTableP3x3r6XuYu_F400_uid8 [smallmulttablep3x3r6xuyu_f400_ui...]
Compiling architecture arch of entity IntMultiplier_UsingDSP_3_3_6_unsigned_F400_uid4 [intmultiplier_usingdsp_3_3_6_uns...]
Compiling architecture arch of entity IntAdder_15_f400_uid14 [intadder_15_f400_uid14_default]
Compiling architecture arch of entity FPMult_11_2_F400_uid2_rndd [fpmult_11_2_f400_uid2_rndd_defau...]
Compiling architecture arch of entity RightShifter_3_by_max_5_F400_uid4 [rightshifter_3_by_max_5_f400_uid...]
Compiling architecture arch of entity IntAdder_6_f400_uid8 [intadder_6_f400_uid8_default]
Compiling architecture arch of entity LZCShifter_7_to_7_counting_8_F400_uid16 [lzcshifter_7_to_7_counting_8_f40...]
Compiling architecture arch of entity IntAdder_16_f400_uid20 [intadder_16_f400_uid20_default]
Compiling architecture arch of entity FPSub_11_2_F400_uid2 [fpsub_11_2_f400_uid2_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\Ray_AABB_11_2_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 72 VHDL Units
Compiled 7 Verilog Units
Built simulation executable C:/Users/George/Dropbox/Imperial_College_London/Thesis/RTL/flopoco/Ray_AABB_11_2/Ray_AABB_11_2_tb_isim_beh.exe
Fuse Memory Usage: 43076 KB
Fuse CPU Usage: 3015 ms
