# 0 "C:/ncs/v2.6.99-cs1/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "C:/Scoreboard/scoreboard_board/boards/arm/open_scoreboard_nrf52832/open_scoreboard_nrf52832.dts" 1



/dts-v1/;
# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/nordic/nrf52832_qfaa.dtsi" 1 3 4






# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/mem.h" 1 3 4
# 8 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/nordic/nrf52832_qfaa.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/nordic/nrf52832.dtsi" 1 3 4


# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/armv7-m.dtsi" 1 3 4


# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/armv7-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v7m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv7m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 4 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/nordic/nrf52832.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 1 3 4






# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 8 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/adc/nrf-adc.h" 1 3 4
# 10 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/adc/nrf-adc.h" 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/dt-util.h" 1 3 4
# 19 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/dt-util.h" 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 20 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/dt-util.h" 2 3 4
# 11 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/adc/nrf-adc.h" 2 3 4
# 9 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 10 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 11 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 12 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h" 1 3 4
# 13 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/include/zephyr/dt-bindings/pwm/pwm.h" 1 3 4
# 14 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4

# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/freq.h" 1 3 4
# 16 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/nordic/override.dtsi" 1 3 4
# 17 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 25 "C:/ncs/v2.6.99-cs1/zephyr/dts/common/nordic/nrf_common.dtsi" 3 4
/ {
 pinctrl: pin-controller {




  compatible = "nordic,nrf-pinctrl";
 };

 rng_hci: entropy_bt_hci {
  compatible = "zephyr,bt-hci-entropy";
  status = "okay";
 };

 sw_pwm: sw-pwm {
  compatible = "nordic,nrf-sw-pwm";
  status = "disabled";
  generator = <&timer1>;
  clock-prescaler = <0>;
  #pwm-cells = <3>;
 };
};
# 5 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/nordic/nrf52832.dtsi" 2 3 4

/ {
 chosen {
  zephyr,entropy = &rng;
  zephyr,flash-controller = &flash_controller;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m4f";
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <1>;

   itm: itm@e0000000 {
    compatible = "arm,armv7m-itm";
    reg = <0xe0000000 0x1000>;
    swo-ref-frequency = <32000000>;
   };
  };
 };

 soc {
  ficr: ficr@10000000 {
   compatible = "nordic,nrf-ficr";
   reg = <0x10000000 0x1000>;
   #nordic,ficr-cells = <1>;
   status = "okay";
  };

  uicr: uicr@10001000 {
   compatible = "nordic,nrf-uicr";
   reg = <0x10001000 0x1000>;
   status = "okay";
  };

  sram0: memory@20000000 {
   compatible = "mmio-sram";
  };

  clock: clock@40000000 {
   compatible = "nordic,nrf-clock";
   reg = <0x40000000 0x1000>;
   interrupts = <0 1>;
   status = "okay";
  };

  power: power@40000000 {
   compatible = "nordic,nrf-power";
   reg = <0x40000000 0x1000>;
   interrupts = <0 1>;
   status = "okay";
   #address-cells = <1>;
   #size-cells = <1>;

   gpregret1: gpregret1@4000051c {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "nordic,nrf-gpregret";
    reg = <0x4000051c 0x1>;
    status = "okay";
   };

   gpregret2: gpregret2@40000520 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "nordic,nrf-gpregret";
    reg = <0x40000520 0x1>;
    status = "okay";
   };
  };

  bprot: bprot@40000000 {
   compatible = "nordic,nrf-bprot";
   reg = <0x40000000 0x1000>;
   status = "okay";
  };

  radio: radio@40001000 {
   compatible = "nordic,nrf-radio";
   reg = <0x40001000 0x1000>;
   interrupts = <1 1>;
   status = "okay";
   ble-2mbps-supported;
  };

  uart0: uart@40002000 {


   compatible = "nordic,nrf-uarte";
   reg = <0x40002000 0x1000>;
   interrupts = <2 1>;
   status = "disabled";
  };

  i2c0: i2c@40003000 {







   compatible = "nordic,nrf-twim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003000 0x1000>;
   clock-frequency = <100000>;
   interrupts = <3 1>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  spi0: spi@40003000 {







   compatible = "nordic,nrf-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003000 0x1000>;
   interrupts = <3 1>;
   max-frequency = <((8) * 1000 * 1000)>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  i2c1: i2c@40004000 {







   compatible = "nordic,nrf-twim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40004000 0x1000>;
   clock-frequency = <100000>;
   interrupts = <4 1>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  spi1: spi@40004000 {







   compatible = "nordic,nrf-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40004000 0x1000>;
   interrupts = <4 1>;
   max-frequency = <((8) * 1000 * 1000)>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  nfct: nfct@40005000 {
   compatible = "nordic,nrf-nfct";
   reg = <0x40005000 0x1000>;
   interrupts = <5 1>;
   status = "disabled";
  };

  gpiote: gpiote0: gpiote@40006000 {
   compatible = "nordic,nrf-gpiote";
   reg = <0x40006000 0x1000>;
   interrupts = <6 5>;
   status = "disabled";
   instance = <0>;
  };

  adc: adc@40007000 {
   compatible = "nordic,nrf-saadc";
   reg = <0x40007000 0x1000>;
   interrupts = <7 1>;
   status = "disabled";
   #io-channel-cells = <1>;
  };

  timer0: timer@40008000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x40008000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <8 1>;
   prescaler = <0>;
  };

  timer1: timer@40009000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x40009000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <9 1>;
   prescaler = <0>;
  };

  timer2: timer@4000a000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4000a000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <10 1>;
   prescaler = <0>;
  };

  rtc0: rtc@4000b000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x4000b000 0x1000>;
   cc-num = <3>;
   interrupts = <11 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  temp: temp@4000c000 {
   compatible = "nordic,nrf-temp";
   reg = <0x4000c000 0x1000>;
   interrupts = <12 1>;
   status = "okay";
  };

  rng: random@4000d000 {
   compatible = "nordic,nrf-rng";
   reg = <0x4000d000 0x1000>;
   interrupts = <13 1>;
   status = "okay";
  };

  ecb: ecb@4000e000 {
   compatible = "nordic,nrf-ecb";
   reg = <0x4000e000 0x1000>;
   interrupts = <14 1>;
   status = "okay";
  };

  ccm: ccm@4000f000 {
   compatible = "nordic,nrf-ccm";
   reg = <0x4000f000 0x1000>;
   interrupts = <15 1>;
   length-field-length-8-bits;
   status = "okay";
  };

  wdt: wdt0: watchdog@40010000 {
   compatible = "nordic,nrf-wdt";
   reg = <0x40010000 0x1000>;
   interrupts = <16 1>;
   status = "okay";
  };

  rtc1: rtc@40011000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x40011000 0x1000>;
   cc-num = <4>;
   interrupts = <17 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  qdec: qdec0: qdec@40012000 {
   compatible = "nordic,nrf-qdec";
   reg = <0x40012000 0x1000>;
   interrupts = <18 1>;
   status = "disabled";
  };

  comp: comparator@40013000 {






   compatible = "nordic,nrf-comp";
   reg = <0x40013000 0x1000>;
   interrupts = <19 1>;
   status = "disabled";
   #io-channel-cells = <1>;
  };

  egu0: swi0: egu@40014000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40014000 0x1000>;
   interrupts = <20 1>;
   status = "okay";
  };

  egu1: swi1: egu@40015000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40015000 0x1000>;
   interrupts = <21 1>;
   status = "okay";
  };

  egu2: swi2: egu@40016000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40016000 0x1000>;
   interrupts = <22 1>;
   status = "okay";
  };

  egu3: swi3: egu@40017000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40017000 0x1000>;
   interrupts = <23 1>;
   status = "okay";
  };

  egu4: swi4: egu@40018000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40018000 0x1000>;
   interrupts = <24 1>;
   status = "okay";
  };

  egu5: swi5: egu@40019000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40019000 0x1000>;
   interrupts = <25 1>;
   status = "okay";
  };

  timer3: timer@4001a000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4001a000 0x1000>;
   cc-num = <6>;
   max-bit-width = <32>;
   interrupts = <26 1>;
   prescaler = <0>;
  };

  timer4: timer@4001b000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4001b000 0x1000>;
   cc-num = <6>;
   max-bit-width = <32>;
   interrupts = <27 1>;
   prescaler = <0>;
  };

  pwm0: pwm@4001c000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x4001c000 0x1000>;
   interrupts = <28 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  pdm0: pdm@4001d000 {
   compatible = "nordic,nrf-pdm";
   reg = <0x4001d000 0x1000>;
   interrupts = <29 1>;
   status = "disabled";
  };

  flash_controller: flash-controller@4001e000 {
   compatible = "nordic,nrf52-flash-controller";
   reg = <0x4001e000 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;


   flash0: flash@0 {
    compatible = "soc-nv-flash";
    erase-block-size = <4096>;
    write-block-size = <4>;
   };
  };

  ppi: ppi@4001f000 {
   compatible = "nordic,nrf-ppi";
   reg = <0x4001f000 0x1000>;
   status = "okay";
  };

  mwu: mwu@40020000 {
   compatible = "nordic,nrf-mwu";
   reg = <0x40020000 0x1000>;
   status = "okay";
  };

  pwm1: pwm@40021000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x40021000 0x1000>;
   interrupts = <33 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  pwm2: pwm@40022000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x40022000 0x1000>;
   interrupts = <34 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  spi2: spi@40023000 {







   compatible = "nordic,nrf-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40023000 0x1000>;
   interrupts = <35 1>;
   max-frequency = <((8) * 1000 * 1000)>;
   easydma-maxcnt-bits = <8>;
   status = "disabled";
  };

  rtc2: rtc@40024000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x40024000 0x1000>;
   cc-num = <4>;
   interrupts = <36 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  i2s0: i2s@40025000 {
   compatible = "nordic,nrf-i2s";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40025000 0x1000>;
   interrupts = <37 1>;
   status = "disabled";
  };

  gpio0: gpio@50000000 {
   compatible = "nordic,nrf-gpio";
   gpio-controller;
   reg = <0x50000000 0x1000>;
   #gpio-cells = <2>;
   status = "disabled";
   port = <0>;
   gpiote-instance = <&gpiote>;
  };
 };
};

&nvic {
 arm,num-irq-priority-bits = <3>;
};

&systick {

 status = "disabled";
};
# 9 "C:/ncs/v2.6.99-cs1/zephyr/dts/arm/nordic/nrf52832_qfaa.dtsi" 2 3 4

&flash0 {
 reg = <0x00000000 ((512) * 1024)>;
};

&sram0 {
 reg = <0x20000000 ((64) * 1024)>;
};

/ {
 soc {
  compatible = "nordic,nrf52832-qfaa", "nordic,nrf52832",
        "nordic,nrf52", "simple-bus";
 };
};
# 6 "C:/Scoreboard/scoreboard_board/boards/arm/open_scoreboard_nrf52832/open_scoreboard_nrf52832.dts" 2
# 1 "C:/Scoreboard/scoreboard_board/boards/arm/open_scoreboard_nrf52832/open_scoreboard_nrf52832-pinctrl.dtsi" 1

 &pinctrl {

    pwm0_default: pwm0_default {
        group1 {
            psels = <((((((0) * 32U) + (18)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group2{
            psels = <((((((0) * 32U) + (15)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group3 {
            psels = <((((((0) * 32U) + (20)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group4{
            psels = <((((((0) * 32U) + (24)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
    };

    pwm0_sleep: pwm0_sleep {
        group1 {
            psels = <((((((0) * 32U) + (18)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group2{
            psels = <((((((0) * 32U) + (15)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group3 {
            psels = <((((((0) * 32U) + (20)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group4{
            psels = <((((((0) * 32U) + (24)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
    };

    pwm1_default: pwm1_default {
        group1 {
            psels = <((((((0) * 32U) + (17)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group2{
            psels = <((((((0) * 32U) + (13)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group3 {
            psels = <((((((0) * 32U) + (23)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group4{
            psels = <((((((0) * 32U) + (6)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
    };

    pwm1_sleep: pwm1_sleep {
        group1 {
            psels = <((((((0) * 32U) + (17)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group2{
            psels = <((((((0) * 32U) + (13)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group3 {
            psels = <((((((0) * 32U) + (23)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group4{
            psels = <((((((0) * 32U) + (6)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
    };

    pwm2_default: pwm2_default {
        group1 {
            psels = <((((((0) * 32U) + (16)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group2{
            psels = <((((((0) * 32U) + (14)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group3 {
            psels = <((((((0) * 32U) + (22)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
        group4{
            psels = <((((((0) * 32U) + (7)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
            nordic,invert;
        };
    };

    pwm2_sleep: pwm2_sleep {
        group1 {
            psels = <((((((0) * 32U) + (16)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group2{
            psels = <((((((0) * 32U) + (14)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group3 {
            psels = <((((((0) * 32U) + (22)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
        group4{
            psels = <((((((0) * 32U) + (7)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
            low-power-enable;
        };
    };



 };
# 7 "C:/Scoreboard/scoreboard_board/boards/arm/open_scoreboard_nrf52832/open_scoreboard_nrf52832.dts" 2


/ {
 model = "Open Scoreboard nRF52832";
 compatible = "phirks,open-scoreboard-nrf52832";

 chosen {
  zephyr,sram = &sram0;
  zephyr,flash = &flash0;
  zephyr,code-partition = &slot0_partition;
 };

 zephyr,user {
  segment_d_ctrl_pin-gpios = <&gpio0 2 (1 << 0)>;
  piezo_pin-gpios = <&gpio0 1 0>;
  segment_e_ctrl_pin-gpios = <&gpio0 5 (1 << 0)>;

  segment_c_ctrl_pin-gpios = <&gpio0 25 (1 << 0)>;
  segment_a_ctrl_pin-gpios = <&gpio0 26 (1 << 0)>;
  segment_b_ctrl_pin-gpios = <&gpio0 28 (1 << 0)>;
  segment_g_ctrl_pin-gpios = <&gpio0 29 (1 << 0)>;
  segment_f_ctrl_pin-gpios = <&gpio0 27 (1 << 0)>;

  red_bttm_ctrl_pin-gpios = <&gpio0 30 0>;
  green_bttm_ctrl_pin-gpios = <&gpio0 4 0>;
  blue_bttm_ctrl_pin-gpios = <&gpio0 31 0>;

  red_bttm_ctrl_2_pin-gpios = <&gpio0 11 0>;
  blue_bttm_ctrl_2_pin-gpios = <&gpio0 12 0>;
  green_bttm_ctrl_2_pin-gpios = <&gpio0 8 0>;
# 53 "C:/Scoreboard/scoreboard_board/boards/arm/open_scoreboard_nrf52832/open_scoreboard_nrf52832.dts"
 };

 buttons {
  compatible = "gpio-keys";
  mode_button {
   label = "mode_button";
   gpios = <&gpio0 0 ((1 << 0) | (1 << 4))>;
  };

  left_button {
   label = "left_button";
   gpios = <&gpio0 3 ((1 << 0) | (1 << 4))>;
  };

  right_button {
   label = "right_button";
   gpios = <&gpio0 19 ((1 << 0) | (1 << 4))>;
  };
 };
 pwm_rgb {
  compatible = "pwm-leds";
  pwm_rl1: pwm_rl1 {
   pwms = <&pwm0 0 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_gl1: pwm_gl1 {
   pwms = <&pwm1 0 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_bl1: pwm_bl1 {
   pwms = <&pwm2 0 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_rl2: pwm_rl2 {
   pwms = <&pwm0 1 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_gl2: pwm_gl2 {
   pwms = <&pwm1 1 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_bl2: pwm_bl2 {
   pwms = <&pwm2 1 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_rr1: pwm_rr1 {
   pwms = <&pwm0 2 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_gr1: pwm_gr1 {
   pwms = <&pwm1 2 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_br1: pwm_br1 {
   pwms = <&pwm2 2 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_rr2: pwm_rr2 {
   pwms = <&pwm0 3 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_gr2: pwm_br2 {
   pwms = <&pwm1 3 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
  pwm_br2: pwm_gr2 {
   pwms = <&pwm2 3 (((20) * 1000UL) * 1000UL) (0 << 0)>;
  };
 };
 aliases {
  watchdog0 = &wdt0;
 };
# 123 "C:/Scoreboard/scoreboard_board/boards/arm/open_scoreboard_nrf52832/open_scoreboard_nrf52832.dts"
};




&pwm0 {
 status = "okay";
 pinctrl-0 = <&pwm0_default>;
 pinctrl-1 = <&pwm0_sleep>;
 pinctrl-names = "default", "sleep";
};

&pwm1 {
 status = "okay";
 pinctrl-0 = <&pwm1_default>;
 pinctrl-1 = <&pwm1_sleep>;
 pinctrl-names = "default", "sleep";
};

&pwm2 {
 status = "okay";
 pinctrl-0 = <&pwm2_default>;
 pinctrl-1 = <&pwm2_sleep>;
 pinctrl-names = "default", "sleep";
};

&flash0 {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;

  boot_partition: partition@0 {
   label = "mcuboot";
   reg = <0x0 0xc000>;
  };
  slot0_partition: partition@c000 {
   label = "image-0";
   reg = <0xc000 0x32000>;
  };
  slot1_partition: partition@3e000 {
   label = "image-1";
   reg = <0x3e000 0x32000>;
  };
  scratch_partition: partition@70000 {
   label = "image-scratch";
   reg = <0x70000 0xa000>;
  };
  storage_partition: partition@7a000 {
   label = "storage";
   reg = <0x7a000 0x6000>;
  };
 };
};





&gpio0 {
 status = "okay";
};

&gpiote {
 status = "okay";
};

&pwm0_default {
 group1 {
  psels = <((((((0) * 32U) + (18)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group2 {
  psels = <((((((0) * 32U) + (15)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group3 {
  psels = <((((((0) * 32U) + (20)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group4 {
  psels = <((((((0) * 32U) + (24)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
};

&pwm0_sleep {
 group1 {
  psels = <((((((0) * 32U) + (18)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group2 {
  psels = <((((((0) * 32U) + (15)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group3 {
  psels = <((((((0) * 32U) + (20)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group4 {
  psels = <((((((0) * 32U) + (24)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
};

&pwm2_default {
 group1 {
  psels = <((((((0) * 32U) + (17)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group2 {
  psels = <((((((0) * 32U) + (13)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group3 {
  psels = <((((((0) * 32U) + (23)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group4 {
  psels = <((((((0) * 32U) + (6)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
};

&pwm2_sleep {
 group1 {
  psels = <((((((0) * 32U) + (17)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group2 {
  psels = <((((((0) * 32U) + (13)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group3 {
  psels = <((((((0) * 32U) + (23)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group4 {
  psels = <((((((0) * 32U) + (6)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
};

&pwm1_default {
 group1 {
  psels = <((((((0) * 32U) + (16)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group2 {
  psels = <((((((0) * 32U) + (14)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group3 {
  psels = <((((((0) * 32U) + (22)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
 group4 {
  psels = <((((((0) * 32U) + (7)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
  bias-pull-up;
  /delete-property/ nordic,invert;
 };
};

&pwm1_sleep {
 group1 {
  psels = <((((((0) * 32U) + (16)) & 0x7FU) << 0U) | ((22U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group2 {
  psels = <((((((0) * 32U) + (14)) & 0x7FU) << 0U) | ((23U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group3 {
  psels = <((((((0) * 32U) + (22)) & 0x7FU) << 0U) | ((24U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
 group4 {
  psels = <((((((0) * 32U) + (7)) & 0x7FU) << 0U) | ((25U & 0xFFFFU) << 16U))>;
  bias-pull-up;
 };
};


&timer1 {
 status = "okay";
};

&timer2 {
 status = "okay";
};
# 0 "<command-line>" 2
# 1 "C:/ncs/v2.6.99-cs1/zephyr/misc/empty_file.c"
