# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 13
attribute \src "dut.sv:1.1-4.10"
attribute \cells_not_processed 1
module \GeneratorSigned1
  attribute \src "dut.sv:2.21-2.24"
  wire output 1 signed \out
  connect \out 1'1
end
attribute \src "dut.sv:6.1-9.10"
attribute \cells_not_processed 1
module \GeneratorUnsigned1
  attribute \src "dut.sv:7.14-7.17"
  wire output 1 \out
  connect \out 1'1
end
attribute \src "dut.sv:11.1-14.10"
attribute \cells_not_processed 1
module \GeneratorSigned2
  attribute \src "dut.sv:12.27-12.30"
  wire width 2 output 1 signed \out
  connect \out 2'10
end
attribute \src "dut.sv:16.1-19.10"
attribute \cells_not_processed 1
module \GeneratorUnsigned2
  attribute \src "dut.sv:17.20-17.23"
  wire width 2 output 1 \out
  connect \out 2'10
end
attribute \src "dut.sv:21.1-25.10"
attribute \cells_not_processed 1
module \PassThrough
  attribute \src "dut.sv:22.19-22.20"
  wire width 4 input 1 \a
  attribute \src "dut.sv:23.20-23.21"
  wire width 4 output 2 \b
  connect \b \a
end
attribute \src "dut.sv:27.1-73.10"
attribute \cells_not_processed 1
module \port_sign_extend
  attribute \src "dut.sv:28.20-28.22"
  wire width 4 output 1 \o1
  attribute \src "dut.sv:28.24-28.26"
  wire width 4 output 2 \o2
  attribute \src "dut.sv:28.28-28.30"
  wire width 4 output 3 \o3
  attribute \src "dut.sv:28.32-28.34"
  wire width 4 output 4 \o4
  attribute \src "dut.sv:28.36-28.38"
  wire width 4 output 5 \o5
  attribute \src "dut.sv:28.40-28.42"
  wire width 4 output 6 \o6
  attribute \src "dut.sv:28.44-28.46"
  wire width 4 output 7 \o7
  attribute \src "dut.sv:28.48-28.50"
  wire width 4 output 8 \o8
  attribute \src "dut.sv:28.52-28.54"
  wire width 4 output 9 \o9
  attribute \src "dut.sv:34.7-34.11"
  wire \tmp2
  attribute \src "dut.sv:42.14-42.18"
  wire signed \tmp4
  attribute \src "dut.sv:47.20-47.25"
  wire width 2 signed \tmp5a
  attribute \src "dut.sv:48.20-48.25"
  wire width 2 signed \tmp5b
  attribute \src "dut.sv:51.20-51.25"
  wire width 3 signed \tmp6a
  attribute \src "dut.sv:52.20-52.25"
  wire width 3 signed \tmp6b
  attribute \src "dut.sv:55.20-55.24"
  wire width 3 signed \tmp7
  attribute \src "dut.sv:62.20-62.25"
  wire width 3 signed \tmp9a
  attribute \src "dut.sv:63.20-63.25"
  wire width 2 signed \tmp9b
  attribute \src "dut.sv:66.20-66.24"
  wire width 3 output 10 \yay1
  attribute \src "dut.sv:66.26-66.30"
  wire width 3 output 11 \nay1
  attribute \src "dut.sv:70.20-70.24"
  wire width 3 output 12 \yay2
  attribute \src "dut.sv:70.26-70.30"
  wire width 3 output 13 \nay2
  attribute \src "dut.sv:60.14-60.30"
  wire width 4 $indirect$\a$dut.sv:60$1
  attribute \src "dut.sv:59.10-59.26"
  wire width 3 $memwr$\tmp8$dut.sv:59$2_EN
  wire signed $auto$genrtlil.cc:2132:genRTLIL$3
  attribute \src "dut.sv:49.18-49.31"
  wire width 2 signed $xor$dut.sv:49$4_Y
  attribute \src "dut.sv:53.18-53.39"
  wire signed $reduce_bool$dut.sv:53$5_Y
  attribute \src "dut.sv:53.18-53.39"
  wire width 3 signed $ternary$dut.sv:53$6_Y
  attribute \src "dut.sv:56.18-56.23"
  wire width 3 signed $not$dut.sv:56$7_Y
  wire width 3 signed $auto$genrtlil.cc:2132:genRTLIL$8
  attribute \src "dut.sv:60.18-60.22"
  wire width 3 signed $memrd$\tmp8$dut.sv:60$9_DATA
  attribute \src "dut.sv:59.9-59.9"
  wire width 3 $0$memwr$\tmp8$dut.sv:59$2_EN[2:0]$12
  attribute \src "dut.sv:58.19-58.23"
  memory width 3 size 1 \tmp8
  attribute \src "dut.sv:31.14-31.27"
  attribute \module_not_derived 1
  cell \PassThrough \pt1
    connect $1 1'1
    connect $2 \o1
  end
  attribute \src "dut.sv:36.14-36.27"
  attribute \module_not_derived 1
  cell \PassThrough \pt2
    connect $1 \tmp2
    connect $2 \o2
  end
  attribute \src "dut.sv:39.14-39.28"
  attribute \module_not_derived 1
  cell \PassThrough \pt3
    connect $1 $auto$genrtlil.cc:2132:genRTLIL$3
    connect $2 \o3
  end
  attribute \src "dut.sv:44.14-44.27"
  attribute \module_not_derived 1
  cell \PassThrough \pt4
    connect $1 \tmp4
    connect $2 \o4
  end
  attribute \src "dut.sv:49.14-49.36"
  attribute \module_not_derived 1
  cell \PassThrough \pt5
    connect $1 $xor$dut.sv:49$4_Y
    connect $2 \o5
  end
  attribute \src "dut.sv:49.18-49.31"
  cell $xor $xor$dut.sv:49$4
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \tmp5a
    connect \B \tmp5b
    connect \Y $xor$dut.sv:49$4_Y
  end
  attribute \src "dut.sv:53.14-53.44"
  attribute \module_not_derived 1
  cell \PassThrough \pt6
    connect $1 $ternary$dut.sv:53$6_Y
    connect $2 \o6
  end
  attribute \src "dut.sv:53.18-53.39"
  cell $reduce_bool $reduce_bool$dut.sv:53$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tmp6a
    connect \Y $reduce_bool$dut.sv:53$5_Y
  end
  attribute \src "dut.sv:53.18-53.39"
  cell $mux $ternary$dut.sv:53$6
    parameter \WIDTH 3
    connect \A \tmp6b
    connect \B \tmp6a
    connect \S $reduce_bool$dut.sv:53$5_Y
    connect \Y $ternary$dut.sv:53$6_Y
  end
  attribute \src "dut.sv:56.14-56.28"
  attribute \module_not_derived 1
  cell \PassThrough \pt7
    connect $1 $not$dut.sv:56$7_Y
    connect $2 \o7
  end
  attribute \src "dut.sv:56.18-56.23"
  cell $not $not$dut.sv:56$7
    parameter \A_SIGNED 1
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \tmp7
    connect \Y $not$dut.sv:56$7_Y
  end
  attribute \src "dut.sv:60.14-60.30"
  attribute \module_not_derived 1
  cell \PassThrough \pt8
    connect $1 $indirect$\a$dut.sv:60$1
    connect $2 \o8
  end
  attribute \src "dut.sv:64.14-64.40"
  attribute \module_not_derived 1
  cell \PassThrough \pt9
    connect $1 $auto$genrtlil.cc:2132:genRTLIL$8
    connect $2 \o9
  end
  attribute \src "dut.sv:67.21-67.30"
  attribute \module_not_derived 1
  cell \GeneratorSigned1 \os1
    connect $1 \yay1
  end
  attribute \src "dut.sv:68.21-68.30"
  attribute \module_not_derived 1
  cell \GeneratorUnsigned1 \ou1
    connect $1 \nay1
  end
  attribute \src "dut.sv:71.21-71.30"
  attribute \module_not_derived 1
  cell \GeneratorSigned2 \os2
    connect $1 \yay2
  end
  attribute \src "dut.sv:72.21-72.30"
  attribute \module_not_derived 1
  cell \GeneratorUnsigned2 \ou2
    connect $1 \nay2
  end
  attribute \src "dut.sv:60.18-60.22"
  cell $memrd $memrd$\tmp8$dut.sv:60$9
    parameter \MEMID "\\tmp8"
    parameter \ABITS 32
    parameter \WIDTH 3
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \TRANSPARENT 0
    connect \CLK 1'x
    connect \EN 1'x
    connect \ADDR 0
    connect \DATA $memrd$\tmp8$dut.sv:60$9_DATA
  end
  attribute \src "dut.sv:59.10-59.26"
  cell $meminit_v2 $meminit$\tmp8$dut.sv:59$10
    parameter \WORDS 1
    parameter \MEMID "\\tmp8"
    parameter \ABITS 32
    parameter \WIDTH 3
    parameter \PRIORITY 10
    connect \ADDR 0
    connect \DATA 3'101
    connect \EN $memwr$\tmp8$dut.sv:59$2_EN
  end
  attribute \src "dut.sv:59.9-59.9"
  process $proc$dut.sv:59$11
    assign { } { }
    assign { } { }
    assign $0$memwr$\tmp8$dut.sv:59$2_EN[2:0]$12 3'111
    sync always
      update $memwr$\tmp8$dut.sv:59$2_EN $0$memwr$\tmp8$dut.sv:59$2_EN[2:0]$12
  end
  connect \tmp2 1'1
  connect $auto$genrtlil.cc:2132:genRTLIL$3 1'1
  connect \tmp4 1'1
  connect \tmp5a 2'11
  connect \tmp5b 2'01
  connect \tmp6a 3'100
  connect \tmp6b 3'001
  connect \tmp7 3'011
  connect \tmp9a 3'100
  connect \tmp9b 2'11
  connect $auto$genrtlil.cc:2132:genRTLIL$8 { \tmp9b [1] \tmp9b }
  connect $indirect$\a$dut.sv:60$1 { $memrd$\tmp8$dut.sv:60$9_DATA [2] $memrd$\tmp8$dut.sv:60$9_DATA }
end
