
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980429 heartbeat IPC: 3.35522 cumulative IPC: 3.35522 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362382 heartbeat IPC: 2.95687 cumulative IPC: 3.14348 (Simulation time: 0 hr 1 min 48 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126962 (Simulation time: 0 hr 2 min 30 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25936775 heartbeat IPC: 0.510872 cumulative IPC: 0.280744 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 63324341 heartbeat IPC: 0.267469 cumulative IPC: 0.271752 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 99873972 heartbeat IPC: 0.273601 cumulative IPC: 0.272488 (Simulation time: 0 hr 6 min 9 sec) 
Finished CPU 0 instructions: 25000000 cycles: 91747028 cumulative IPC: 0.272488 (Simulation time: 0 hr 6 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.272488 instructions: 25000000 cycles: 91747028
cpu0_DTLB TOTAL     ACCESS:    6313550  HIT:    5875969  MISS:     437581
cpu0_DTLB LOAD      ACCESS:    5888761  HIT:    5608586  MISS:     280175
cpu0_DTLB RFO       ACCESS:     424789  HIT:     267383  MISS:     157406
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3138 cycles
cpu0_ITLB TOTAL     ACCESS:    2383418  HIT:    2383418  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383418  HIT:    2383418  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10707  HIT:      10707  MISS:          0
cpu0_L1I LOAD      ACCESS:      10707  HIT:      10707  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437581  HIT:     432151  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280175  HIT:     275489  MISS:       4686
cpu0_STLB RFO       ACCESS:     157406  HIT:     156662  MISS:        744
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.304 cycles
cpu0_L1D TOTAL     ACCESS:    6194192  HIT:    4952006  MISS:    1242186
cpu0_L1D LOAD      ACCESS:    5558611  HIT:    4432820  MISS:    1125791
cpu0_L1D RFO       ACCESS:     630179  HIT:     515734  MISS:     114445
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5402  HIT:       3452  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 129.311 cycles
cpu0_L2C TOTAL     ACCESS:    2109720  HIT:    1046421  MISS:    1063299
cpu0_L2C LOAD      ACCESS:    1125784  HIT:     188000  MISS:     937784
cpu0_L2C RFO       ACCESS:     114439  HIT:      78524  MISS:      35915
cpu0_L2C PREFETCH  ACCESS:     519471  HIT:     431779  MISS:      87692
cpu0_L2C WRITEBACK ACCESS:     348076  HIT:     346660  MISS:       1416
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1458  MISS:        492
cpu0_L2C PREFETCH  REQUESTED:     569460  ISSUED:     533691  USEFUL:      31193  USELESS:      56529
cpu0_L2C AVERAGE MISS LATENCY: 157.835 cycles
LLC TOTAL     ACCESS:    1297517  HIT:     627390  MISS:     670127
LLC LOAD      ACCESS:     937783  HIT:     367174  MISS:     570609
LLC RFO       ACCESS:      35915  HIT:      10131  MISS:      25784
LLC PREFETCH  ACCESS:      87845  HIT:      16193  MISS:      71652
LLC WRITEBACK ACCESS:     235482  HIT:     233631  MISS:       1851
LLC TRANSLATION ACCESS:        492  HIT:        261  MISS:        231
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 217.357 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50257  ROW_BUFFER_MISS:     617665
 DBUS AVG_CONGESTED_CYCLE:    3.95731
 WQ ROW_BUFFER_HIT:      35978  ROW_BUFFER_MISS:     170477  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1961
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

