
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121857                       # Number of seconds simulated
sim_ticks                                121857432186                       # Number of ticks simulated
final_tick                               691688725320                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135033                       # Simulator instruction rate (inst/s)
host_op_rate                                   175653                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7159717                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891596                       # Number of bytes of host memory used
host_seconds                                 17019.87                       # Real time elapsed on the host
sim_insts                                  2298249095                       # Number of instructions simulated
sim_ops                                    2989584380                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6490752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5747968                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12242304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1672832                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1672832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        50709                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        44906                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 95643                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13069                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13069                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53265130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47169614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100464155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29411                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13727780                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13727780                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13727780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53265130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47169614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114191935                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292224059                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21163373                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18800979                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829576                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11140747                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10843611                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339653                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52487                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228397393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119827267                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21163373                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12183264                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24214155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5619791                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3612844                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13975634                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    260005120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.518942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235790965     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096406      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036911      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765214      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3591898      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4348190      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042993      0.40%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565072      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9767471      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    260005120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072422                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.410053                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226290930                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5735716                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24178638                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        23962                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3775873                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060192                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134855470                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3775873                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226582694                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3439297                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1322275                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23905213                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       979766                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134698718                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90894                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       665130                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177781102                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608977214                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608977214                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31069903                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18482                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9262                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2821022                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23506722                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        75229                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925739                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134198599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127444360                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80039                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20496698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42652734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    260005120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.172847                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205403324     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22934895      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11763121      4.52%     92.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6722545      2.59%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500126      2.88%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3754394      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1510282      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350042      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66391      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    260005120                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233430     47.34%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185009     37.52%     84.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74692     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100007717     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005833      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22300932     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120658      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127444360                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.436119                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493131                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003869                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515467010                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154714082                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124488434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127937491                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       226228                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3980913                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113570                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3775873                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2596177                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78592                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134217082                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6435                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23506722                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142478                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9262                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104603                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926951                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126326007                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22025791                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118353                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26146407                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19530776                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120616                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432292                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124522709                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124488434                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71163469                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164089906                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.426003                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433686                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21573037                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256229247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.288946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    214027197     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15991305      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12499143      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470909      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115036      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1058783      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4518182      1.76%     99.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005793      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1542899      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256229247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1542899                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388908597                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272220431                       # The number of ROB writes
system.switch_cpus0.timesIdled                6096627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32218939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.922240                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.922240                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342203                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342203                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585045542                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162327326                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142729751                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292224057                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25133167                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20374605                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2310494                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10236549                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9525608                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2727585                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109332                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    217765491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140119298                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25133167                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12253193                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30843638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7040822                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7375826                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13451861                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2308315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    260685424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.660192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       229841786     88.17%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2149057      0.82%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3901102      1.50%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3613270      1.39%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2297419      0.88%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1887265      0.72%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1080132      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1118471      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14796922      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    260685424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086006                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.479493                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       215529498                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9631341                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30769554                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54775                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4700250                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4364783                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     171992061                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4700250                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       216081712                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1680392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6668568                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30239001                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1315495                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     171849724                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        232631                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       559355                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    243747370                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    800498588                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    800498588                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    200769107                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42978263                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39536                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19769                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4812486                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16206747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8398442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        95990                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1870076                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170735390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39537                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161283571                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       135817                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25674008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53931269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    260685424                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.618690                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293164                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191127831     73.32%     73.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29444863     11.30%     84.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15841679      6.08%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8027464      3.08%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9571197      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3091825      1.19%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2902037      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       511401      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167127      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    260685424                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         486017     59.66%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167476     20.56%     80.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161142     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135626754     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2313908      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19767      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14950985      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8372157      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161283571                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.551918                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             814635                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005051                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    584203018                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    196449178                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157801086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162098206                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       313762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3118827                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       107487                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4700250                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1203024                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135619                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170774927                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16206747                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8398442                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19769                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        116323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          243                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1234765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1284233                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2518998                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158962557                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14425931                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2321014                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22797908                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22442796                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8371977                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543975                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157801122                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157801086                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91048795                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253604995                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.540000                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359018                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116927720                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    143972103                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26803227                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2339929                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255985174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562424                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195352948     76.31%     76.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27912927     10.90%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14475147      5.65%     92.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4655017      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6390160      2.50%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2146798      0.84%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1235707      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1096801      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2719669      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255985174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116927720                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     143972103                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21378875                       # Number of memory references committed
system.switch_cpus1.commit.loads             13087920                       # Number of loads committed
system.switch_cpus1.commit.membars              19768                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20780993                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129707611                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2969458                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2719669                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           424040835                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346250947                       # The number of ROB writes
system.switch_cpus1.timesIdled                3370471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               31538633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116927720                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            143972103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116927720                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.499185                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.499185                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400130                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400130                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       714969884                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220820328                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      158736478                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39536                       # number of misc regfile writes
system.l20.replacements                         54892                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             802                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55020                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.014577                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.196625                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.028272                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   117.682865                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.092238                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.079661                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000221                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.919397                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000721                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          502                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    502                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4469                       # number of Writeback hits
system.l20.Writeback_hits::total                 4469                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          502                       # number of demand (read+write) hits
system.l20.demand_hits::total                     502                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          502                       # number of overall hits
system.l20.overall_hits::total                    502                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        50709                       # number of ReadReq misses
system.l20.ReadReq_misses::total                50723                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        50709                       # number of demand (read+write) misses
system.l20.demand_misses::total                 50723                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        50709                       # number of overall misses
system.l20.overall_misses::total                50723                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2777959                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10543948222                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10546726181                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2777959                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10543948222                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10546726181                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2777959                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10543948222                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10546726181                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51211                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51225                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4469                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4469                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51211                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51225                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51211                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51225                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.990197                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.990200                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.990197                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.990200                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.990197                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.990200                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 198425.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207930.509811                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207927.886383                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 198425.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207930.509811                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207927.886383                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 198425.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207930.509811                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207927.886383                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4023                       # number of writebacks
system.l20.writebacks::total                     4023                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        50709                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           50723                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        50709                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            50723                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        50709                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           50723                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1938000                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7502868394                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7504806394                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1938000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7502868394                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7504806394                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1938000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7502868394                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7504806394                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.990197                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.990200                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.990197                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.990200                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.990197                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.990200                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138428.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147959.304936                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147956.674369                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 138428.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147959.304936                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147956.674369                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 138428.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147959.304936                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147956.674369                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         54589                       # number of replacements
system.l21.tagsinuse                              128                       # Cycle average of tags in use
system.l21.total_refs                             667                       # Total number of references to valid blocks.
system.l21.sampled_refs                         54717                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.012190                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           23.716810                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.035369                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   104.120788                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.127032                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.185288                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000276                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.813444                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000992                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          642                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    642                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9693                       # number of Writeback hits
system.l21.Writeback_hits::total                 9693                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          642                       # number of demand (read+write) hits
system.l21.demand_hits::total                     642                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          642                       # number of overall hits
system.l21.overall_hits::total                    642                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        44906                       # number of ReadReq misses
system.l21.ReadReq_misses::total                44920                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        44906                       # number of demand (read+write) misses
system.l21.demand_misses::total                 44920                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        44906                       # number of overall misses
system.l21.overall_misses::total                44920                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2844846                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9654379295                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9657224141                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2844846                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9654379295                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9657224141                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2844846                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9654379295                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9657224141                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45548                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45562                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9693                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9693                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45548                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45562                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45548                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45562                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.985905                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.985909                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.985905                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.985909                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.985905                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.985909                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 203203.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 214990.854117                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 214987.180343                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 203203.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 214990.854117                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 214987.180343                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 203203.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 214990.854117                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 214987.180343                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                9046                       # number of writebacks
system.l21.writebacks::total                     9046                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        44906                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           44920                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        44906                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            44920                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        44906                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           44920                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2002254                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6953603842                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6955606096                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2002254                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6953603842                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6955606096                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2002254                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6953603842                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6955606096                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.985905                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.985909                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.985905                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.985909                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.985905                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.985909                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143018.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154847.990068                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154844.303117                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 143018.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154847.990068                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154844.303117                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 143018.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154847.990068                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154844.303117                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.975648                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014007735                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874321.136784                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.975648                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022397                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866948                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13975619                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13975619                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13975619                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13975619                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13975619                       # number of overall hits
system.cpu0.icache.overall_hits::total       13975619                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3153404                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3153404                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3153404                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3153404                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3153404                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3153404                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13975634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13975634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13975634                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13975634                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13975634                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13975634                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 210226.933333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 210226.933333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 210226.933333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 210226.933333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 210226.933333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 210226.933333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2898359                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2898359                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2898359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2898359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2898359                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2898359                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207025.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 207025.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 207025.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 207025.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 207025.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 207025.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51211                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247003137                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51467                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4799.252667                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   208.061950                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    47.938050                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812742                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187258                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20093817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20093817                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9266                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9266                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24104251                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24104251                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24104251                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24104251                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209789                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209789                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209789                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209789                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209789                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209789                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41699006949                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41699006949                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41699006949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41699006949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41699006949                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41699006949                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20303606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20303606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24314040                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24314040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24314040                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24314040                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010333                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008628                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008628                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008628                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008628                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 198766.412677                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 198766.412677                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 198766.412677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 198766.412677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 198766.412677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 198766.412677                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4469                       # number of writebacks
system.cpu0.dcache.writebacks::total             4469                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158578                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158578                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158578                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51211                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51211                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51211                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51211                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51211                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10998608244                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10998608244                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10998608244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10998608244                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10998608244                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10998608244                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214770.425182                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 214770.425182                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 214770.425182                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 214770.425182                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 214770.425182                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 214770.425182                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997795                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094780863                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364537.501080                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997795                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13451846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13451846                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13451846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13451846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13451846                       # number of overall hits
system.cpu1.icache.overall_hits::total       13451846                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3287972                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3287972                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3287972                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3287972                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3287972                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3287972                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13451861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13451861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13451861                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13451861                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13451861                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13451861                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 219198.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 219198.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 219198.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 219198.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 219198.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 219198.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2971246                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2971246                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2971246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2971246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2971246                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2971246                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212231.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 212231.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 212231.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 212231.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 212231.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 212231.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45548                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183251159                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45804                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4000.767597                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.685406                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.314594                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908927                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091073                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10838863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10838863                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8253410                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8253410                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19769                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19769                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19768                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19768                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19092273                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19092273                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19092273                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19092273                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137385                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137385                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137385                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137385                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137385                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32491581561                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32491581561                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32491581561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32491581561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32491581561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32491581561                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10976248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10976248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8253410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8253410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19229658                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19229658                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19229658                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19229658                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012517                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012517                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007144                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007144                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007144                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007144                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236500.211530                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236500.211530                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 236500.211530                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 236500.211530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 236500.211530                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 236500.211530                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9693                       # number of writebacks
system.cpu1.dcache.writebacks::total             9693                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91837                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91837                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        91837                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        91837                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        91837                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        91837                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45548                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45548                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45548                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45548                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45548                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10081834839                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10081834839                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10081834839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10081834839                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10081834839                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10081834839                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221345.280561                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 221345.280561                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 221345.280561                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 221345.280561                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 221345.280561                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 221345.280561                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
