

================================================================
== Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_122_3'
================================================================
* Date:           Fri May  3 00:16:01 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.255 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  0.647 us|  0.647 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_3  |      192|      192|        76|          3|          3|    40|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 3, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 79 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 80 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 81 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln127_2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln127_2"   --->   Operation 83 'read' 'trunc_ln127_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in"   --->   Operation 84 'read' 'edge_list_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 85 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_2"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge68.loopexit"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i = load i32 %i_2" [example-4/src/load_inputs.cc:127]   --->   Operation 90 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i, i32 %num_of_edges_read" [example-4/src/load_inputs.cc:122]   --->   Operation 91 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.88ns)   --->   "%add_ln122 = add i32 %i, i32 1" [example-4/src/load_inputs.cc:122]   --->   Operation 92 'add' 'add_ln122' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.split8, void %._crit_edge62.loopexit.exitStub" [example-4/src/load_inputs.cc:122]   --->   Operation 93 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i, i3 0" [example-4/src/load_inputs.cc:127]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i35 %shl_ln" [example-4/src/load_inputs.cc:127]   --->   Operation 95 'zext' 'zext_ln127' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %i" [example-4/src/load_inputs.cc:127]   --->   Operation 96 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln127_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln127, i3 0" [example-4/src/load_inputs.cc:127]   --->   Operation 97 'bitconcatenate' 'trunc_ln127_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.14ns)   --->   "%add_ln127 = add i64 %zext_ln127, i64 %edge_list_in_read" [example-4/src/load_inputs.cc:127]   --->   Operation 98 'add' 'add_ln127' <Predicate = (!icmp_ln122)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln127_1 = add i7 %trunc_ln127_3, i7 %trunc_ln127_2_read" [example-4/src/load_inputs.cc:127]   --->   Operation 99 'add' 'add_ln127_1' <Predicate = (!icmp_ln122)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.59ns)   --->   "%icmp_ln127 = icmp_ugt  i7 %add_ln127_1, i7 120" [example-4/src/load_inputs.cc:127]   --->   Operation 100 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln122)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %add_ln127, i32 7, i32 63" [example-4/src/load_inputs.cc:127]   --->   Operation 101 'partselect' 'trunc_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.27ns)   --->   "%select_ln127 = select i1 %icmp_ln127, i32 2, i32 1" [example-4/src/load_inputs.cc:127]   --->   Operation 102 'select' 'select_ln127' <Predicate = (!icmp_ln122)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %.split8._crit_edge, void" [example-4/src/load_inputs.cc:127]   --->   Operation 103 'br' 'br_ln127' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln122 = store i32 %add_ln122, i32 %i_2" [example-4/src/load_inputs.cc:122]   --->   Operation 104 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i57 %trunc_ln" [example-4/src/load_inputs.cc:127]   --->   Operation 105 'sext' 'sext_ln127' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i1024 %mem, i64 %sext_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 106 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 107 [70/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 107 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 108 [69/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 108 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 109 [68/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 109 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 110 [67/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 110 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 111 [66/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 111 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 112 [65/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 112 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 113 [64/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 113 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 114 [63/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 114 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 115 [62/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 115 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 116 [61/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 116 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 117 [60/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 117 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 118 [59/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 118 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 119 [58/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 119 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 120 [57/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 120 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 121 [56/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 121 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 122 [55/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 122 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 123 [54/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 123 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 124 [53/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 124 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 125 [52/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 125 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 126 [51/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 126 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 127 [50/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 127 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 128 [49/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 128 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 129 [48/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 129 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 130 [47/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 130 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 131 [46/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 131 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 132 [45/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 132 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 133 [44/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 133 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 134 [43/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 134 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 135 [42/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 135 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 136 [41/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 136 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 137 [40/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 137 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 138 [39/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 138 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 139 [38/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 139 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 140 [37/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 140 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 141 [36/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 141 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 142 [35/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 142 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 143 [34/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 143 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 144 [33/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 144 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 145 [32/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 145 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 146 [31/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 146 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 147 [30/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 147 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 148 [29/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 148 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 149 [28/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 149 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 150 [27/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 150 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 151 [26/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 151 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 152 [25/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 152 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 153 [24/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 153 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 154 [23/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 154 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 155 [22/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 155 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 156 [21/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 156 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 157 [20/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 157 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 158 [19/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 158 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 159 [18/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 159 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 160 [17/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 160 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 161 [16/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 161 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 162 [15/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 162 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 163 [14/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 163 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 164 [13/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 164 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 165 [12/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 165 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 166 [11/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 166 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 167 [10/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 167 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 168 [9/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 168 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 169 [8/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 169 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 170 [7/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 170 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 171 [6/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 171 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 172 [5/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 172 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 173 [4/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 173 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 174 [3/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 174 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 175 [2/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 175 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 176 [1/70] (2.43ns)   --->   "%empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 176 'readreq' 'empty_366' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_8" [example-4/src/load_inputs.cc:122]   --->   Operation 177 'specpipeline' 'specpipeline_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_72 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40" [example-4/src/load_inputs.cc:122]   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_72 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [example-4/src/load_inputs.cc:122]   --->   Operation 179 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_72 : Operation 180 [1/1] (2.43ns)   --->   "%mem_addr_read = read i1024 @_ssdm_op_Read.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/load_inputs.cc:127]   --->   Operation 180 'read' 'mem_addr_read' <Predicate = (!icmp_ln122)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 181 [1/1] (2.43ns)   --->   "%mem_addr_read_2 = read i1024 @_ssdm_op_Read.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/load_inputs.cc:127]   --->   Operation 181 'read' 'mem_addr_read_2' <Predicate = (!icmp_ln122 & icmp_ln127)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split8._crit_edge" [example-4/src/load_inputs.cc:127]   --->   Operation 182 'br' 'br_ln127' <Predicate = (!icmp_ln122 & icmp_ln127)> <Delay = 0.00>
ST_73 : Operation 258 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 258 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 2.64>
ST_74 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln127)   --->   "%empty = phi i1024 %mem_addr_read_2, void, i1024 0, void %.split8" [example-4/src/load_inputs.cc:127]   --->   Operation 183 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln127)   --->   "%tmp = bitconcatenate i2048 @_ssdm_op_BitConcatenate.i2048.i1024.i1024, i1024 %empty, i1024 %mem_addr_read" [example-4/src/load_inputs.cc:127]   --->   Operation 184 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln127)   --->   "%shl_ln127_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln127_1, i3 0" [example-4/src/load_inputs.cc:127]   --->   Operation 185 'bitconcatenate' 'shl_ln127_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln127)   --->   "%zext_ln127_1 = zext i10 %shl_ln127_1" [example-4/src/load_inputs.cc:127]   --->   Operation 186 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 187 [1/1] (1.44ns) (out node of the LUT)   --->   "%lshr_ln127 = lshr i2048 %tmp, i2048 %zext_ln127_1" [example-4/src/load_inputs.cc:127]   --->   Operation 187 'lshr' 'lshr_ln127' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 188 [1/1] (0.00ns)   --->   "%edge_u = trunc i2048 %lshr_ln127" [example-4/src/load_inputs.cc:127]   --->   Operation 188 'trunc' 'edge_u' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 189 [1/1] (0.00ns)   --->   "%edge_v_cast = partselect i2 @_ssdm_op_PartSelect.i2.i2048.i32.i32, i2048 %lshr_ln127, i32 32, i32 33" [example-4/src/load_inputs.cc:127]   --->   Operation 189 'partselect' 'edge_v_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i2048.i32, i2048 %lshr_ln127, i32 63" [example-4/src/load_inputs.cc:130]   --->   Operation 190 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 191 [1/1] (0.43ns)   --->   "%sub_ln130 = sub i2 0, i2 %edge_v_cast" [example-4/src/load_inputs.cc:130]   --->   Operation 191 'sub' 'sub_ln130' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 192 [1/1] (0.00ns)   --->   "%p_and_t_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 0, i2 %sub_ln130" [example-4/src/load_inputs.cc:130]   --->   Operation 192 'bitconcatenate' 'p_and_t_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 193 [1/1] (0.70ns)   --->   "%sub_ln130_1 = sub i4 0, i4 %p_and_t_cast" [example-4/src/load_inputs.cc:130]   --->   Operation 193 'sub' 'sub_ln130_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i9 %edge_u" [example-4/src/load_inputs.cc:131]   --->   Operation 194 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 195 [1/1] (0.00ns)   --->   "%degree_table_1_addr = getelementptr i32 %degree_table_1, i64 0, i64 %zext_ln131" [example-4/src/load_inputs.cc:131]   --->   Operation 195 'getelementptr' 'degree_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 196 [2/2] (1.19ns)   --->   "%degree_table_1_load = load i9 %degree_table_1_addr" [example-4/src/load_inputs.cc:131]   --->   Operation 196 'load' 'degree_table_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_74 : Operation 197 [1/1] (0.00ns)   --->   "%full_pe_degree_tables_addr = getelementptr i128 %full_pe_degree_tables, i64 0, i64 %zext_ln131" [example-4/src/load_inputs.cc:132]   --->   Operation 197 'getelementptr' 'full_pe_degree_tables_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 198 [2/2] (1.20ns)   --->   "%full_pe_degree_tables_load = load i9 %full_pe_degree_tables_addr" [example-4/src/load_inputs.cc:132]   --->   Operation 198 'load' 'full_pe_degree_tables_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 500> <RAM>

State 75 <SV = 74> <Delay = 3.25>
ST_75 : Operation 199 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 199 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 200 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 200 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 201 [1/2] (1.19ns)   --->   "%degree_table_1_load = load i9 %degree_table_1_addr" [example-4/src/load_inputs.cc:131]   --->   Operation 201 'load' 'degree_table_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_75 : Operation 202 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln131" [example-4/src/load_inputs.cc:131]   --->   Operation 202 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln131)   --->   "%tmp_1299 = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %degree_table_1_load" [example-4/src/load_inputs.cc:131]   --->   Operation 203 'select' 'tmp_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 204 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln131 = add i32 %tmp_1299, i32 1" [example-4/src/load_inputs.cc:131]   --->   Operation 204 'add' 'add_ln131' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln131 = store i64 %zext_ln131, i64 %reuse_addr_reg" [example-4/src/load_inputs.cc:131]   --->   Operation 205 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_75 : Operation 206 [1/2] (1.20ns)   --->   "%full_pe_degree_tables_load = load i9 %full_pe_degree_tables_addr" [example-4/src/load_inputs.cc:132]   --->   Operation 206 'load' 'full_pe_degree_tables_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 500> <RAM>
ST_75 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 0, i2 %edge_v_cast" [example-4/src/load_inputs.cc:132]   --->   Operation 207 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_1294)> <Delay = 0.00>
ST_75 : Operation 208 [1/1] (0.35ns)   --->   "%select_ln130 = select i1 %tmp_1294, i4 %sub_ln130_1, i4 %tmp_s" [example-4/src/load_inputs.cc:130]   --->   Operation 208 'select' 'select_ln130' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 209 [1/1] (0.00ns)   --->   "%empty_363 = trunc i4 %select_ln130" [example-4/src/load_inputs.cc:130]   --->   Operation 209 'trunc' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 210 [1/1] (0.00ns)   --->   "%empty_364 = trunc i4 %select_ln130" [example-4/src/load_inputs.cc:130]   --->   Operation 210 'trunc' 'empty_364' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_837 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln130, i5 0" [example-4/src/load_inputs.cc:130]   --->   Operation 211 'bitconcatenate' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 212 [1/1] (0.00ns)   --->   "%empty_365 = or i9 %tmp_837, i9 31" [example-4/src/load_inputs.cc:130]   --->   Operation 212 'or' 'empty_365' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 213 [1/1] (0.59ns)   --->   "%icmp_ln132 = icmp_ugt  i9 %tmp_837, i9 %empty_365" [example-4/src/load_inputs.cc:132]   --->   Operation 213 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_1295 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty_364, i5 0" [example-4/src/load_inputs.cc:132]   --->   Operation 214 'bitconcatenate' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i9 %empty_365" [example-4/src/load_inputs.cc:132]   --->   Operation 215 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln132)   --->   "%tmp_1296 = partselect i128 @llvm.part.select.i128, i128 %full_pe_degree_tables_load, i32 127, i32 0" [example-4/src/load_inputs.cc:132]   --->   Operation 216 'partselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 217 [1/1] (0.70ns)   --->   "%sub_ln132 = sub i8 %tmp_1295, i8 %trunc_ln132" [example-4/src/load_inputs.cc:132]   --->   Operation 217 'sub' 'sub_ln132' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 218 [1/1] (0.70ns)   --->   "%sub_ln132_1 = sub i8 127, i8 %tmp_1295" [example-4/src/load_inputs.cc:132]   --->   Operation 218 'sub' 'sub_ln132_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 219 [1/1] (0.70ns)   --->   "%sub_ln132_2 = sub i8 %trunc_ln132, i8 %tmp_1295" [example-4/src/load_inputs.cc:132]   --->   Operation 219 'sub' 'sub_ln132_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node sub_ln132_3)   --->   "%select_ln132 = select i1 %icmp_ln132, i8 %sub_ln132, i8 %sub_ln132_2" [example-4/src/load_inputs.cc:132]   --->   Operation 220 'select' 'select_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln132)   --->   "%select_ln132_1 = select i1 %icmp_ln132, i128 %tmp_1296, i128 %full_pe_degree_tables_load" [example-4/src/load_inputs.cc:132]   --->   Operation 221 'select' 'select_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln132)   --->   "%select_ln132_2 = select i1 %icmp_ln132, i8 %sub_ln132_1, i8 %tmp_1295" [example-4/src/load_inputs.cc:132]   --->   Operation 222 'select' 'select_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 223 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln132_3 = sub i8 127, i8 %select_ln132" [example-4/src/load_inputs.cc:132]   --->   Operation 223 'sub' 'sub_ln132_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln132)   --->   "%zext_ln132 = zext i8 %select_ln132_2" [example-4/src/load_inputs.cc:132]   --->   Operation 224 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln132)   --->   "%zext_ln132_1 = zext i8 %sub_ln132_3" [example-4/src/load_inputs.cc:132]   --->   Operation 225 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 226 [1/1] (1.17ns) (out node of the LUT)   --->   "%lshr_ln132 = lshr i128 %select_ln132_1, i128 %zext_ln132" [example-4/src/load_inputs.cc:132]   --->   Operation 226 'lshr' 'lshr_ln132' <Predicate = true> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln132)   --->   "%lshr_ln132_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln132_1" [example-4/src/load_inputs.cc:132]   --->   Operation 227 'lshr' 'lshr_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln132)   --->   "%and_ln132 = and i128 %lshr_ln132, i128 %lshr_ln132_1" [example-4/src/load_inputs.cc:132]   --->   Operation 228 'and' 'and_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln132)   --->   "%trunc_ln132_1 = trunc i128 %and_ln132" [example-4/src/load_inputs.cc:132]   --->   Operation 229 'trunc' 'trunc_ln132_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 230 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln132 = add i32 %trunc_ln132_1, i32 1" [example-4/src/load_inputs.cc:132]   --->   Operation 230 'add' 'add_ln132' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 231 [1/1] (0.59ns)   --->   "%icmp_ln132_1 = icmp_ugt  i9 %tmp_837, i9 %empty_365" [example-4/src/load_inputs.cc:132]   --->   Operation 231 'icmp' 'icmp_ln132_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_1297 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty_363, i5 0" [example-4/src/load_inputs.cc:132]   --->   Operation 232 'bitconcatenate' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln132_2 = trunc i9 %empty_365" [example-4/src/load_inputs.cc:132]   --->   Operation 233 'trunc' 'trunc_ln132_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 234 [1/1] (0.70ns)   --->   "%sub_ln132_4 = sub i8 127, i8 %tmp_1297" [example-4/src/load_inputs.cc:132]   --->   Operation 234 'sub' 'sub_ln132_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node sub_ln132_5)   --->   "%select_ln132_3 = select i1 %icmp_ln132_1, i8 %tmp_1297, i8 %trunc_ln132_2" [example-4/src/load_inputs.cc:132]   --->   Operation 235 'select' 'select_ln132_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln132_1)   --->   "%select_ln132_4 = select i1 %icmp_ln132_1, i8 %trunc_ln132_2, i8 %tmp_1297" [example-4/src/load_inputs.cc:132]   --->   Operation 236 'select' 'select_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 237 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln132_5 = sub i8 127, i8 %select_ln132_3" [example-4/src/load_inputs.cc:132]   --->   Operation 237 'sub' 'sub_ln132_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln132_1)   --->   "%zext_ln132_4 = zext i8 %select_ln132_4" [example-4/src/load_inputs.cc:132]   --->   Operation 238 'zext' 'zext_ln132_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln132_1)   --->   "%zext_ln132_5 = zext i8 %sub_ln132_5" [example-4/src/load_inputs.cc:132]   --->   Operation 239 'zext' 'zext_ln132_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln132_1)   --->   "%shl_ln132_1 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln132_4" [example-4/src/load_inputs.cc:132]   --->   Operation 240 'shl' 'shl_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln132_1)   --->   "%lshr_ln132_2 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln132_5" [example-4/src/load_inputs.cc:132]   --->   Operation 241 'lshr' 'lshr_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 242 [1/1] (0.70ns) (out node of the LUT)   --->   "%and_ln132_1 = and i128 %shl_ln132_1, i128 %lshr_ln132_2" [example-4/src/load_inputs.cc:132]   --->   Operation 242 'and' 'and_ln132_1' <Predicate = true> <Delay = 0.70> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.59>
ST_76 : Operation 243 [1/1] (1.19ns)   --->   "%store_ln131 = store i32 %add_ln131, i9 %degree_table_1_addr" [example-4/src/load_inputs.cc:131]   --->   Operation 243 'store' 'store_ln131' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_76 : Operation 244 [1/1] (0.38ns)   --->   "%store_ln131 = store i32 %add_ln131, i32 %reuse_reg" [example-4/src/load_inputs.cc:131]   --->   Operation 244 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_76 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node shl_ln132)   --->   "%zext_ln132_2 = zext i32 %add_ln132" [example-4/src/load_inputs.cc:132]   --->   Operation 245 'zext' 'zext_ln132_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node shl_ln132)   --->   "%select_ln132_5 = select i1 %icmp_ln132_1, i8 %sub_ln132_4, i8 %tmp_1297" [example-4/src/load_inputs.cc:132]   --->   Operation 246 'select' 'select_ln132_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node shl_ln132)   --->   "%zext_ln132_3 = zext i8 %select_ln132_5" [example-4/src/load_inputs.cc:132]   --->   Operation 247 'zext' 'zext_ln132_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 248 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln132 = shl i128 %zext_ln132_2, i128 %zext_ln132_3" [example-4/src/load_inputs.cc:132]   --->   Operation 248 'shl' 'shl_ln132' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln132_2)   --->   "%tmp_1298 = partselect i128 @llvm.part.select.i128, i128 %shl_ln132, i32 127, i32 0" [example-4/src/load_inputs.cc:132]   --->   Operation 249 'partselect' 'tmp_1298' <Predicate = (icmp_ln132_1)> <Delay = 0.00>
ST_76 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln132_2)   --->   "%select_ln132_6 = select i1 %icmp_ln132_1, i128 %tmp_1298, i128 %shl_ln132" [example-4/src/load_inputs.cc:132]   --->   Operation 250 'select' 'select_ln132_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 251 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln132_2 = and i128 %select_ln132_6, i128 %and_ln132_1" [example-4/src/load_inputs.cc:132]   --->   Operation 251 'and' 'and_ln132_2' <Predicate = true> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 252 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln132 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %full_pe_degree_tables" [example-4/src/load_inputs.cc:132]   --->   Operation 252 'specbramwithbyteenable' 'specbramwithbyteenable_ln132' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 253 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln130, i2 0" [example-4/src/load_inputs.cc:132]   --->   Operation 253 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln132_6 = zext i6 %udiv" [example-4/src/load_inputs.cc:132]   --->   Operation 254 'zext' 'zext_ln132_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 255 [1/1] (0.62ns)   --->   "%shl_ln132_2 = shl i16 15, i16 %zext_ln132_6" [example-4/src/load_inputs.cc:132]   --->   Operation 255 'shl' 'shl_ln132_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 256 [1/1] (1.20ns)   --->   "%store_ln132 = store void @_ssdm_op_Write.bram.i128, i9 %full_pe_degree_tables_addr, i128 %and_ln132_2, i16 %shl_ln132_2" [example-4/src/load_inputs.cc:132]   --->   Operation 256 'store' 'store_ln132' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 500> <RAM>
ST_76 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge68.loopexit"   --->   Operation 257 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.58ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', example-4/src/load_inputs.cc:127) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln127_1', example-4/src/load_inputs.cc:127) [32]  (0.706 ns)
	'icmp' operation ('icmp_ln127', example-4/src/load_inputs.cc:127) [33]  (0.6 ns)
	'select' operation ('select_ln127', example-4/src/load_inputs.cc:127) [37]  (0.278 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', example-4/src/load_inputs.cc:127) [36]  (0 ns)
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_366', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [38]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus read operation ('mem_addr_read', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [39]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus read operation ('mem_addr_read_2', example-4/src/load_inputs.cc:127) on port 'mem' (example-4/src/load_inputs.cc:127) [42]  (2.43 ns)

 <State 74>: 2.64ns
The critical path consists of the following:
	'phi' operation ('empty', example-4/src/load_inputs.cc:127) with incoming values : ('mem_addr_read_2', example-4/src/load_inputs.cc:127) [45]  (0 ns)
	'lshr' operation ('lshr_ln127', example-4/src/load_inputs.cc:127) [49]  (1.44 ns)
	'getelementptr' operation ('full_pe_degree_tables_addr', example-4/src/load_inputs.cc:132) [67]  (0 ns)
	'load' operation ('full_pe_degree_tables_load', example-4/src/load_inputs.cc:132) on array 'full_pe_degree_tables' [68]  (1.2 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'load' operation ('full_pe_degree_tables_load', example-4/src/load_inputs.cc:132) on array 'full_pe_degree_tables' [68]  (1.2 ns)
	'select' operation ('select_ln132_1', example-4/src/load_inputs.cc:132) [83]  (0 ns)
	'lshr' operation ('lshr_ln132', example-4/src/load_inputs.cc:132) [88]  (1.18 ns)
	'and' operation ('and_ln132', example-4/src/load_inputs.cc:132) [90]  (0 ns)
	'add' operation ('add_ln132', example-4/src/load_inputs.cc:132) [92]  (0.88 ns)

 <State 76>: 2.6ns
The critical path consists of the following:
	'shl' operation ('shl_ln132', example-4/src/load_inputs.cc:132) [105]  (1.05 ns)
	'select' operation ('select_ln132_6', example-4/src/load_inputs.cc:132) [107]  (0 ns)
	'and' operation ('and_ln132_2', example-4/src/load_inputs.cc:132) [111]  (0.346 ns)
	'store' operation ('store_ln132', example-4/src/load_inputs.cc:132) of constant <constant:_ssdm_op_Write.bram.i128> on array 'full_pe_degree_tables' [116]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
