From af847f65267f3d5734b5747372f9471e3b3eb6e3 Mon Sep 17 00:00:00 2001
From: Haim Boot <hayim@marvell.com>
Date: Wed, 4 May 2016 15:01:51 +0300
Subject: [PATCH 1087/1240] pcie: cp110: set PCIe capability Gen 3

Set Gen3 speed/capability configurations.

Change-Id: Iad815a29b97bb0613aea6d69bdf4a5587e1ba3a7
Signed-off-by: Haim Boot <hayim@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/29497
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Hanna Hawa <hannah@marvell.com>
---
 drivers/pci/pcie_dw.c | 26 +++++++++++++++++++++++++-
 1 file changed, 25 insertions(+), 1 deletion(-)

diff --git a/drivers/pci/pcie_dw.c b/drivers/pci/pcie_dw.c
index cd9f4ed..1c239c6 100644
--- a/drivers/pci/pcie_dw.c
+++ b/drivers/pci/pcie_dw.c
@@ -71,14 +71,20 @@ DECLARE_GLOBAL_DATA_PTR;
 #define PCIE_ATU_FUNC(x)		(((x) & 0x7) << 16)
 #define PCIE_ATU_UPPER_TARGET		0x91C
 
+#define PCIE_LINK_CAPABILITY		0x7C
 #define PCIE_LINK_CTL_2			0xA0
 #define TARGET_LINK_SPEED_MASK		0xF
 #define LINK_SPEED_GEN_1		0x1
+#define LINK_SPEED_GEN_2		0x2
+#define LINK_SPEED_GEN_3		0x3
 
 #define PCIE_GEN3_RELATED		0x890
 #define GEN3_EQU_DISABLE		(1 << 16)
 #define GEN3_ZRXDC_NON_COMP		(1 << 0)
 
+#define PCIE_GEN3_EQU_CTRL		0x8A8
+#define GEN3_EQU_EVAL_2MS_DISABLE	(1 << 5)
+
 int dw_pcie_get_link_speed(uintptr_t regs_base)
 {
 	return ((readl(regs_base + PCIE_LINK_STATUS_REG)) >> PCIE_LINK_STATUS_SPEED_OFF) & PCIE_LINK_STATUS_SPEED_MASK;
@@ -203,9 +209,9 @@ static int dw_pcie_write_config(struct pci_controller *hose, pci_dev_t bdf,
 
 void dw_pcie_configure(uintptr_t regs_base)
 {
-#ifdef CONFIG_PALLADIUM
 	u32 reg;
 
+#ifdef CONFIG_PALLADIUM
 	/*  Set link to GEN 1 */;
 	reg  = readl(regs_base + PCIE_LINK_CTL_2);
 	reg &= ~TARGET_LINK_SPEED_MASK;
@@ -216,6 +222,24 @@ void dw_pcie_configure(uintptr_t regs_base)
 	reg |= GEN3_EQU_DISABLE;
 	reg |= GEN3_ZRXDC_NON_COMP;
 	writel(reg, regs_base + PCIE_GEN3_RELATED);
+#else
+	/* TODO: need to read the serdes speed from the dts
+		 and according to it configure the PCIe gen  */
+
+	/*  Set link to GEN 3 */;
+	reg  = readl(regs_base + PCIE_LINK_CTL_2);
+	reg &= ~TARGET_LINK_SPEED_MASK;
+	reg |= LINK_SPEED_GEN_3;
+	writel(reg, regs_base + PCIE_LINK_CTL_2);
+
+	reg  = readl(regs_base + PCIE_LINK_CAPABILITY);
+	reg &= ~TARGET_LINK_SPEED_MASK;
+	reg |= LINK_SPEED_GEN_3;
+	writel(reg, regs_base + PCIE_LINK_CAPABILITY);
+
+	reg = readl(regs_base + PCIE_GEN3_EQU_CTRL);
+	reg |= GEN3_EQU_EVAL_2MS_DISABLE;
+	writel(reg, regs_base + PCIE_GEN3_EQU_CTRL);
 #endif
 }
 
-- 
1.9.1

