// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/12/2020 23:17:10"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module memory (
	addr,
	clock,
	wren,
	data_in,
	data_out);
input 	[15:0] addr;
input 	clock;
input 	wren;
input 	[7:0] data_in;
output 	[7:0] data_out;

// Design Ports Information
// data_out[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \data_out[0]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[7]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \addr[0]~input_o ;
wire \addr[1]~input_o ;
wire \addr[2]~input_o ;
wire \addr[3]~input_o ;
wire \addr[4]~input_o ;
wire \addr[5]~input_o ;
wire \addr[6]~input_o ;
wire \addr[7]~input_o ;
wire \addr[15]~input_o ;
wire \addr[13]~input_o ;
wire \addr[11]~input_o ;
wire \addr[12]~input_o ;
wire \data_out~0_combout ;
wire \addr[8]~input_o ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \addr[14]~input_o ;
wire \addr[10]~input_o ;
wire \addr[9]~input_o ;
wire \data_out~1_combout ;
wire \data_out~2_combout ;
wire \data_out~3_combout ;
wire \wren~input_o ;
wire \data_in[0]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \data_out~4_combout ;
wire \data_out~5_combout ;
wire \data_in[1]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ;
wire \data_out~6_combout ;
wire \data_out~7_combout ;
wire \data_in[2]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \data_out~8_combout ;
wire \data_out~9_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ;
wire \data_in[3]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \data_out~10_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \data_out~11_combout ;
wire \data_in[4]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ;
wire \data_out~12_combout ;
wire \data_out~13_combout ;
wire \data_in[5]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ;
wire \data_out~14_combout ;
wire \data_out~15_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ;
wire \data_in[6]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \data_out~16_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \data_out~17_combout ;
wire \data_in[7]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ;
wire \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \data_out~18_combout ;
wire \data_out~19_combout ;
wire [7:0] \boot_rom_inst|altsyncram_component|auto_generated|q_a ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w ;
wire [2:0] \ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w ;
wire [1:0] \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w ;
wire [2:0] \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w ;

wire [17:0] \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [0] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [1] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [2] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [3] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [4] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [5] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [6] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \boot_rom_inst|altsyncram_component|auto_generated|q_a [7] = \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \data_out[0]~output (
	.i(\data_out~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \data_out[1]~output (
	.i(\data_out~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \data_out[2]~output (
	.i(\data_out~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \data_out[3]~output (
	.i(\data_out~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \data_out[4]~output (
	.i(\data_out~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \data_out[5]~output (
	.i(\data_out~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \data_out[6]~output (
	.i(\data_out~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \data_out[7]~output (
	.i(\data_out~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .listen_to_nsleep_signal = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N15
fiftyfivenm_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .listen_to_nsleep_signal = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N15
fiftyfivenm_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .listen_to_nsleep_signal = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N1
fiftyfivenm_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .listen_to_nsleep_signal = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N29
fiftyfivenm_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .listen_to_nsleep_signal = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N1
fiftyfivenm_io_ibuf \addr[5]~input (
	.i(addr[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[5]~input_o ));
// synopsys translate_off
defparam \addr[5]~input .bus_hold = "false";
defparam \addr[5]~input .listen_to_nsleep_signal = "false";
defparam \addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N29
fiftyfivenm_io_ibuf \addr[6]~input (
	.i(addr[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[6]~input_o ));
// synopsys translate_off
defparam \addr[6]~input .bus_hold = "false";
defparam \addr[6]~input .listen_to_nsleep_signal = "false";
defparam \addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N15
fiftyfivenm_io_ibuf \addr[7]~input (
	.i(addr[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[7]~input_o ));
// synopsys translate_off
defparam \addr[7]~input .bus_hold = "false";
defparam \addr[7]~input .listen_to_nsleep_signal = "false";
defparam \addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mgb_boot.hex";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "boot_rom:boot_rom_inst|altsyncram:altsyncram_component|altsyncram_qbb1:auto_generated|ALTSYNCRAM";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h0014000E0003FC003E003F800200021800FB0008000050008C0086001E000190001800F5000800034003F8007D0008C00FE0008000BE0004C001A0000000A800;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0440001000100021000F000420029400B90029400B900108003C000F80033002E400BB0027C00990037000DD0033000EC00038006E0018C0067002EC00BB0026400D90037400DD00398006E0033000DC0003800000022400880007C00110002000000003400000003000000020C0000001CC00030002C00000003400CC001980066003B400CE0032400230008800230008800F50008000050005C00110032C00C10005C00110032C00C50001000060013C00CB00060002000058004F0008000050034800200005400420038000900010800F0003880087000F8000C00388007B0001800200019000FE00304001E0001800280018800FE0020C001E001F000240;
defparam \boot_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h004C000E003C800200007400F700080000D003E800200024000FE0011000F000030000E00008001E000100040003800091000F8004200380005700190003E0019C00F300060000F000B800F900080000D000C80008000A0003D00030000E00264002F0008400990004000EA00064003E003E40020000140023000880013000680008000180000003600011003CC0020000D000FE001EC00130000000960033400000025400CD0006800800004000210000400040004400470038000FC000F80077001DC003E000C800E2003CC003E0003000E2000C80080000F800110003800FF000980021003EC0020001F000CB000C8009F003FC0021002BC00FF003F80031;
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N15
fiftyfivenm_io_ibuf \addr[15]~input (
	.i(addr[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[15]~input_o ));
// synopsys translate_off
defparam \addr[15]~input .bus_hold = "false";
defparam \addr[15]~input .listen_to_nsleep_signal = "false";
defparam \addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \addr[13]~input (
	.i(addr[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[13]~input_o ));
// synopsys translate_off
defparam \addr[13]~input .bus_hold = "false";
defparam \addr[13]~input .listen_to_nsleep_signal = "false";
defparam \addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N1
fiftyfivenm_io_ibuf \addr[11]~input (
	.i(addr[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[11]~input_o ));
// synopsys translate_off
defparam \addr[11]~input .bus_hold = "false";
defparam \addr[11]~input .listen_to_nsleep_signal = "false";
defparam \addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \addr[12]~input (
	.i(addr[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[12]~input_o ));
// synopsys translate_off
defparam \addr[12]~input .bus_hold = "false";
defparam \addr[12]~input .listen_to_nsleep_signal = "false";
defparam \addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
fiftyfivenm_lcell_comb \data_out~0 (
// Equation(s):
// \data_out~0_combout  = (!\addr[13]~input_o  & (!\addr[11]~input_o  & !\addr[12]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[11]~input_o ),
	.datad(\addr[12]~input_o ),
	.cin(gnd),
	.combout(\data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~0 .lut_mask = 16'h0003;
defparam \data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \addr[8]~input (
	.i(addr[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[8]~input_o ));
// synopsys translate_off
defparam \addr[8]~input .bus_hold = "false";
defparam \addr[8]~input .listen_to_nsleep_signal = "false";
defparam \addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
fiftyfivenm_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\addr[4]~input_o ) # ((\addr[6]~input_o ) # ((\addr[5]~input_o ) # (\addr[7]~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[6]~input_o ),
	.datac(\addr[5]~input_o ),
	.datad(\addr[7]~input_o ),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFFE;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
fiftyfivenm_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (\addr[0]~input_o ) # ((\addr[3]~input_o ) # ((\addr[1]~input_o ) # (\addr[2]~input_o )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hFFFE;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \addr[14]~input (
	.i(addr[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[14]~input_o ));
// synopsys translate_off
defparam \addr[14]~input .bus_hold = "false";
defparam \addr[14]~input .listen_to_nsleep_signal = "false";
defparam \addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \addr[10]~input (
	.i(addr[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[10]~input_o ));
// synopsys translate_off
defparam \addr[10]~input .bus_hold = "false";
defparam \addr[10]~input .listen_to_nsleep_signal = "false";
defparam \addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N22
fiftyfivenm_io_ibuf \addr[9]~input (
	.i(addr[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[9]~input_o ));
// synopsys translate_off
defparam \addr[9]~input .bus_hold = "false";
defparam \addr[9]~input .listen_to_nsleep_signal = "false";
defparam \addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
fiftyfivenm_lcell_comb \data_out~1 (
// Equation(s):
// \data_out~1_combout  = (!\addr[14]~input_o  & (!\addr[10]~input_o  & (!\addr[15]~input_o  & !\addr[9]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[10]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[9]~input_o ),
	.cin(gnd),
	.combout(\data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~1 .lut_mask = 16'h0001;
defparam \data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
fiftyfivenm_lcell_comb \data_out~2 (
// Equation(s):
// \data_out~2_combout  = (\data_out~1_combout  & (((!\LessThan1~1_combout  & !\LessThan1~0_combout )) # (!\addr[8]~input_o )))

	.dataa(\addr[8]~input_o ),
	.datab(\LessThan1~1_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\data_out~1_combout ),
	.cin(gnd),
	.combout(\data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~2 .lut_mask = 16'h5700;
defparam \data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
fiftyfivenm_lcell_comb \data_out~3 (
// Equation(s):
// \data_out~3_combout  = (\addr[15]~input_o  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\data_out~0_combout  & \data_out~2_combout )))) # (!\addr[15]~input_o  & (\data_out~0_combout  & ((\data_out~2_combout ))))

	.dataa(\addr[15]~input_o ),
	.datab(\data_out~0_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\data_out~2_combout ),
	.cin(gnd),
	.combout(\data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~3 .lut_mask = 16'hECA0;
defparam \data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N23
fiftyfivenm_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .listen_to_nsleep_signal = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3] = (\addr[13]~input_o  & (\addr[15]~input_o  & (\wren~input_o  & \addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w[3] .lut_mask = 16'h8000;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3] = (\addr[13]~input_o  & (\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w[3] .lut_mask = 16'h8800;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N22
fiftyfivenm_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3] = (!\addr[13]~input_o  & (\addr[15]~input_o  & (\wren~input_o  & \addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w[3] .lut_mask = 16'h4000;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3] = (!\addr[13]~input_o  & (\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w[3] .lut_mask = 16'h4400;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \addr[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N25
dffeas \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N3
dffeas \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3] = (!\addr[13]~input_o  & (\addr[15]~input_o  & (\wren~input_o  & !\addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w[3] .lut_mask = 16'h0040;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3] = (!\addr[13]~input_o  & (\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w[3] .lut_mask = 16'h0044;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N18
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hCBC8;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3] = (\addr[13]~input_o  & (\addr[15]~input_o  & (\wren~input_o  & !\addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w[3] .lut_mask = 16'h0080;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3] = (\addr[13]~input_o  & (\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w[3] .lut_mask = 16'h0088;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N4
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hBC8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout  = (\addr[13]~input_o  & !\addr[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[13]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0 .lut_mask = 16'h00F0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h010F0000010F0000003C000000C35F3D883D5C3FC3555C0003B0FC0003FCC3FFD4C0F03FC3555C00033C000CD7F43FFFF00CD40033F43C3F00003FFFC3FC000CD4C0C00003F43C0000F003270381C0E0703B6C04021500924025577805DDFF68448997994D401BFFFFFFF6DBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAA0000000000FFC0388BFFDCBFF98BFFA8BFFAB3FF88BFF00BFF773FFFFBFFBEBFFA0BFFA0BFFB0BFF80BFF13BFF7F38DFFF77FEC0380BFFC0BFF80BFF00BFF0ABFF00BFF2ABFF633FFDDBFFBEBFFA0BFFA0BFFB0BFF80BFF00BFF10B8D7F77709102440910A542950A542952A1226008080808080808A3BC4D9;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h6648C9B58D0D8C68B27602845B7A6530BB61D34E86872A5A38F346D9E80803424851A69D8D0754EE8D46EAD0070EE89A3C250068491A34D3A1A1CA9038F344E376C04E24CF4160209214035152438F82D45491E2E50DE37AB5152478F97E743494DEE4089FDEE0289472E1CDAF4065E12CBD050AC8C0E53B23E228F1FECCE49F677133BAC905024A038BA2C06A2DAD6356FD7BE01588A042AB4050204482810A36AC11409566812B21028128C0A04A3451143171E0C168CCF877832DB82859833338B20B123443448E6608DCD12366318543FFFE9FFFFFFFFFFFFFFFFB449A303706E058A784B20E36021D18BE4EEB8D49D02848A80FE68A147F094671912D12;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hB0410D38081512BAB845B64FA3B3DD9E48A91D790694E22A28D5D30D369BA6D37EF571F2A6A8D2693495D1A4D26923E054482E00D2C0A28156BAF04F338E3C2201D1005E2002FFDBE316EF0D5B79986705456F310C60A8C05D15B6D3418001E09EB329A7DF5D08008939D6715D7B13B47C0222864EABDB2840C3823046983A5A2340906326060B6060B6060B81812000021D82510E9D760D759DF6D759DB6EABC78FB2CEF37A8A012E7D1B61903188320A9010F7070351A012EE6398E639936DC64286A25628569CA017F05E7C411EDAEB3BEDAEB3B6DD09F1F659DE6C80A04FF46D8640A188AA54651946519465194652AA49489489476C4BEB279E8D858580;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h1F3DCA509B9AA10483D80A8C4240000009309ECC9D4984F664E8C37373DA6A2A37373D7626E6E71155515115D674995029D244444444450888882222B83DD2526C4F3BD50AE696964C06894010B8C2952004E739EF77BFFFFFCE739DEFBDCE739B3B3B3B3B3B3B3B3B3B3B3B2AAAAAAAAAAAAF9815104469A17451DB22C883AD01880540A91B29B8CB55169D22A8D02667F230CFE103654000003D000DE6D7BCDAF7BB4C46B03606C0ED341DE5B696D65B6B6D5208BAC2F68D835CED9949D7F21326D24DC9D35A5A0350E69EE9723251342E351DFAA4A185022F7A1A885284106EE732877398439E6CB2547C1404140493FBC6947B90D3015A602B4C04640420;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout  = (\addr[13]~input_o  & \addr[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[13]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2 .lut_mask = 16'hF000;
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFE7DFFFFFFFEDBA61B61CC003C3C5E1E20FDC403C4326624644C44200009000000000C4C00000000337334B4B40620301A0393AE2B8AC3EB2A8A83EBEAFA9300000001730B91C9290492907A24F067990CE01412F0A4D269349A4D269284C2613095D012BB495BA5FA34D6DD3D053D1D3D3D0CD01D000A501D028DD3D0C6D3D1D3D3D03CED01D0003A6D01D0281208C230FFFE578DF8FC03E7C5CC89991300179C37C0170D9004C364013001FAFBAFBAFBAF3542AAA6EEB6597D97D979C92495DC3021F1CC622631126292D32364C98A4B4C8D917E85D09A13B17B6ABEBBAA14F2257453CA93F95040804088001318C6038E38E38E2C2A5854010001B8C00201;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h16552F9049FFE7630C8C79913C0801002005F802F7BDBB476ED66F66D1DBB599F2325C17C522141908B409211670F017741F380811E00205CE810310040A02E79FB536EED491CFBFD9D020620081404C2781093700039A885818192160611B000000003EDF6EDF6EDF6ED19EDDA4DD065442C0C0C90B030AD800000005F6FB76FB76FB768D45B57955C01E011E00207576FB768D5DBEDDA3BCC06B4C0AE6EF63B6F029AAE936C01EC9012C900517D6D443510CB2001700098004C3131218D590000180000CC0000660650810204081020412448912480000C0000C4F9B36BFB9B59B4BC45002EBC05D780B8100200400810D40034601A300E80038000686A002;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h68C04D1809D3001E02004CCDBDB6ADBDB5807000021084038000EF49088070000C21084C00782380006C090E5B518070000C14C00782380006E8844BA7B19E946AF87F488F0B18410132190C8E8082D02D09684420108105020A0411B8AA8012AA0003FC550001542A02F8DDDD1B9DDD084600290C80121D00042009B269064ED49FD49807F807FA4216840FFAEEBABBBEBFEFBFA500444EBFD50BA17E080000000CE739CE7395201FFC1C3341E047716E75282C9D32802A624E9C32AAA708598022E004654011570801BC014D428DBB7836F159D475DD6326051DC251EB65E60085291207374B236256EBD01F52DCC1D7B37ED67B4F77BE6A1E1FDFB91454DF;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h39CCD6C0170A1D575C7534ABF89F7EFD253C927D4DB6DB6DB6FBEFBEF05B048AC1202097B72888BC9D85A20EE10000DFA433303DEF7BF6DE7ED249762790B56544620090B8A8C016BE63F13F55E43E4D24D5C9A49AB0D0506936D36DB6DD956107F072A7B3203440D1AF2F2FD556064DDF1137BDE4D2FDB9EB3DEF79B7C46ADD0B03C655BF2A837E1317ADEBC2ADD0400210AB7AF0AB7630A08620215F52156DC6000FF250ECB69490C00BD953D815650D41F1D7F52D49D1F784B52747DF0001FFFF18A98AAC402DE488040F37F155057DE3CA5E006ACF12ADF04F048156DC272912055B7422CC27E2F455B63E0C82788586A400C6E444432E5966EAB593569B;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout  = (!\addr[13]~input_o  & \addr[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[13]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1 .lut_mask = 16'h0F00;
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y16_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hCFB73D5F97743891CFFFFFFFFFFFFFFFFFF8828A2228022AA02AA80A6822080882088880AA229A020AA222A088AA02A28A22A8A22A8AA0002280028A88A80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5438FFFFFF8231F8235FFFFFFFFFFF0000EFFFFEB555EB555E5555E5555EBFFFEFFFF7FFFFFFFFFF0000E0000ECD2AE007CE0080E0082E1410E007CE00C8E0082E0848E0848E1FFCE3514E2002E0230E0000EFFFF4000000010100000000000003E6B1E6B00000000000000B80000000000000000000000000357C0000015C0003FBA80001C000D502FBAAAABAAAAEAAAB5D77F57C0D5FF57C00000378EAABFFEF5DEC3FFC00D400030002BAC2B7;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h0D9B017C0170000BC0300000000BC00A73555400035557FC02A2B03773BFE400035D703AFC3AFE000000000000000000015554544514403311E8A84512A9100000404001014444055405540555555555A95FFD55FD55FD5FFFFF57F557F557FF57FFFD5557FFFD55555554000002ABE9BD59955995555439AFA6E8015556A802FC3154315402A9414D3C0D5555555402A839AC39AC02ABFFFC02ABA6EBA6E95A3B13B313B002A83EAB32A808608600155555680254155552A9556802A83388338802A9555402A958B958B802AB557C02ABE12F86FC86000860E02C02A8E12CE12C02A8000002AB84BB84B9555555557F55FFF555D5DDD5FFD555540001555555;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h555555D7755555D775555555555555555555555555D555555555555555555555555D755D75555555555555555555555555555555555555555555555555555555555555555555555555555400015556AAABFFFEAAAAAC02AC02AAA8000000000000000000000000000000015FFFFF56AAA8002AAAA810000002AAA80EA90EA8000000000000000000000002B002B002ABFAB002B016B002B00EAC0EB002ABEAB002AB02B0000000000000000000FAAAAC07FFFC0003C002AAAAAABC0002ABF80000015400000000000000000003FFFBAAC3FFC000000002AAB000000002AAA8EAA90000000000000000000003AAAAA813A943A803A813A80EABEAA803AAAAAAAA;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hA83AA813A80000000000000000000000003FC00001555555E155E1555455515554B554B5540000000000015554000000000003B65D55555541554155545551555415541554FFFCFFFCFFFD55555555555555540A3C0CC15555555403C0C00C00280C0C28F0330C02800C315555555555555557C03F0F315555555680003CC03C3C3F0C0003C300F000FC3155555555555555570000D5000000FF003C003FFF00003C283000300300003F3D5555555555555554F003C300000000FC0003300000F303C0F00330E03C030300000000000C0CD70000008FF00000199C0000199C000002CC000002CC00000B373D8800C00000000000034F000003C0000003C00000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2] = (!\addr[13]~input_o  & !\addr[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[13]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] .lut_mask = 16'h000F;
defparam \cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h4D30134C48560045400C3FF0051AD250844524098AE4F5AB1DCD370005DC344D7529D5305A6542E17A555536E4FEF1FFC6739CF6D1A06CA1833CCA004B0646497C8C009608989C1C9E64279840A861A08E101CA91F28FFF35FFFFBFFCA3FFFD7FFFEFFF28FFF75FFFFBFFCA3FFED7FFFEFFFFF97FEB2FE9553F803F803878C3F1C4F1010027ED902511F1DD2C4E4E07F442743DA401380F5809C0E001DA87637C1121112000000001400044400044400044400D268801ACD001349A0226B34040DA68081BCC0382140314DA5130FB60CA21D03794CA2081BCD02C57046888D101E22E5DD34D3FC0EF2303005D4530182336516E11CF0207EDA40A5B780010004;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h10CFF78B1C11470B85C86F3883451E03680A2D815B45CE0BCA1409424141414EB332ADB4470AF379E1C3107D02A2B5CE976B40715E6F3C38620EA01456B9D6ED680E1BCDF70E1823A81415ACED76D1164D34DB4180B05E6FBCE18A3A80515ACEF76B4102B05E6E282B5CEB3151001044010454498802C90414D62821D805513058BC53BA46B6808B74859931A3CC0100803699B174308EA259D88B5B125CECC0123BC438D6A90A2886C92F091AFC84A3107991B1E6072804DB00400944B481CE652BA68786052CA574C1034AD494003888EA26B0D0D92C01233C43F59C8703283333333333336F126F163264C27733752613B993AA20220002026B31C7886A6C;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h89A092E3660091D45A090901120845AC82C28122C22A1210953829014CEEECC11911284ABDA5F76D62AD3107FC06A91421501421508A10A22284AB9425450284AB0A2FF33555FFC93C25C3CCE6240D9BDBD1D301140AA34363DC6F10000007ED1111111366253C6DF7D96B6115E9FF8A845F1BD1050501146B0FFC16A526D7466CBE60A034D6B242086D73626D24C28E56404C93DF5D3CAF2A000200F05648270DD869355056AD8B5DEDBCAC0E0CC5A851B29C950203665E5D1E599C18350616BA2A58110570644B5F16AD8B5DEDBE189AA82B56C5AEF6DE5AC6AEC47DC4D89E07137D5D101F3A0204080DF19CD811641858E8AFC220ABC2F56AD8B5DEDBE4D5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h415A360D73B672F011C3F2BFE5291F0333B58689703E821178DF68BB754201101BC01370CC98116831CE1AD7456C228993ECE66F6734888000888888000000002A8888E219421084214A4211EE1F95A8DC8010B41231152A20A9999B5800681479014D6D57044054012282849924407F5261BA38B0D2D43E848C088910A08510A2114393E0886EF1864A08455A2C0D5A039410434C7575AD16D0A0F354440040047169AAB519EBD30002559450A7D91408A43A44F48391FC51590B45100081446B520FFD146E5D9DAAD55BF24B16108B0A15C85A0A8D78000D87D0FF02C8BA2AFFFFFFC780C3749BC1460303D04044A048822A854BFBF9FDFFFEA7FF24FF9105;
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N12
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hCBC8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N6
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) 
// # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hF388;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3] = (\addr[13]~input_o  & (!\addr[15]~input_o  & (\wren~input_o  & \addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w[3] .lut_mask = 16'h2000;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3] = (\addr[13]~input_o  & (!\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w[3] .lut_mask = 16'h2200;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3] = (!\addr[13]~input_o  & (!\addr[15]~input_o  & (\wren~input_o  & \addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w[3] .lut_mask = 16'h1000;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3] = (!\addr[13]~input_o  & (!\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w[3] .lut_mask = 16'h1100;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3] = (\addr[13]~input_o  & (!\addr[15]~input_o  & (\wren~input_o  & !\addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w[3] .lut_mask = 16'h0020;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3] = (\addr[13]~input_o  & (!\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w[3] .lut_mask = 16'h0022;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3] = (!\addr[13]~input_o  & (!\addr[15]~input_o  & (\wren~input_o  & !\addr[14]~input_o )))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\wren~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w[3] .lut_mask = 16'h0010;
defparam \ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3] = (!\addr[13]~input_o  & (!\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(\addr[13]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w[3] .lut_mask = 16'h0011;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[0]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N16
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// !\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hCCB8;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N10
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hBBC0;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N24
fiftyfivenm_lcell_comb \data_out~4 (
// Equation(s):
// \data_out~4_combout  = (\data_out~3_combout  & (((\addr[15]~input_o )))) # (!\data_out~3_combout  & ((\addr[15]~input_o  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\addr[15]~input_o  & 
// (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\data_out~3_combout ),
	.datac(\addr[15]~input_o ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~4 .lut_mask = 16'hF2C2;
defparam \data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N14
fiftyfivenm_lcell_comb \data_out~5 (
// Equation(s):
// \data_out~5_combout  = (\data_out~3_combout  & ((\data_out~4_combout  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~3_combout ))) # (!\data_out~4_combout  & (\boot_rom_inst|altsyncram_component|auto_generated|q_a [0])))) # (!\data_out~3_combout 
//  & (((\data_out~4_combout ))))

	.dataa(\boot_rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\data_out~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\data_out~4_combout ),
	.cin(gnd),
	.combout(\data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~5 .lut_mask = 16'hF388;
defparam \data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y38_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  & 
// !\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hF0AC;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hB8CC;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hFA0C;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[1]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hDAD0;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hEFC52737DCD3BCC8C37FFFFFFFFFFFFFFFF9F0CE2A220402A2065A20262E1E22A4E01891000A0128AAA22280800180004AE2CC22AA2DA0A8222A8C424C20C488FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9987FFFFFFF7CFFF7CBFFFFFFFFFFE0000F00007D9997D9997799977999700006FFFFFFFFFFFFFFE0000FFFFF7D27F7FF817FFAF7FF037EB8F7FF817FFB37FF037DEF77DEF77E0017EEBF7C0037F7CF7FFFF6FFFFC020002001050000000000001EAB3EAB0000015000B8003003C303F003FCC3FCC3FC03F003D7C0003C37C0002EBE80003C0335573EB6AABEBABABAA6D5D577D540D75FD540007C3F83AFB7EFB55E83FD400D40002C031AF02F7;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFEAB017C0170000BC0DC0000000BC00BF35564000F55548B02AAB0D77395E400016D703BAC3BACD00000000000000000014515511445103FF0E0A15044A8440000040040011150055401540555555555A9555D555D555D5557555755575555555400015554000155555554000002AAAAA959955995555439AFA6E8055555A80F0031543157C2A9554D33F95555555402A839AC39A802AAAAA802ABA6EAA6E958BB1333FF3002A83EA832A808608600155555680554155555A955683FFC3328332BFFFD5557FFF95A395A3802AB555C02AA85AF84A88FFFF8603AB802FCE12CE14BFFFFFFFFC2AB84BA14B955557F55FFD5D5D55755FFD555D5FFF40021555555;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hF55555FFF555F5D7F5FFF55FF57FF555757D55D7D5D55557D57FD5FFF5FFF5D5555D75FFF55555FFF5FDD55575D5757FD575D57DD5FFD57FD57DD555F57D557D557D557DD5D7D555557FD400015556AAABFFFEAAAAB002AB02AAAB000000140000000000004004C00C800957FFFD56AAAAAAAAAAA840FC0002AAA803A83AA800300FC03FCC3FC037C03F02B002B002AC0EB00EB002B002B002ABFAB002AC3AB016AC02B00011103330222000000FAEAC02AAABC0000003FFFEABC00002AC0D5540040015543FF03FF03FF00000000EAAC2AAB000005003FFC0003C0002AAA8EAA8000140003FFC3FFC3FFC03ABAAA813A80EA813A803A803AAAAA803AAAAAAAA;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hA80EA803ABFFF3FFF3FFF0000003C0C3C03FC00FC1555555E155F9555455515554B556F5543FF03FF03FF1555403C0000000037F7155555541555155545551555415545554D55CFFDCD99D55557FFD7FFD57D40AC3CCC17FFD7FFC0C3CC00C002BCC0C2B0FF30C02BFCC31FFF757D755F5555430DF033FFFD57FD680003CC0DCDC330403C0C2C3703CCC2D7FFDF55555557FFFFCFCC42800000000FC003FFFC03C3C003C003003FCFC3FBD7FD7FFD55557FFD7F00333030000000000003303F3F3C3C0F003C0C33C00C3C3C0000003FC0F570300282FF0003C266C03F0266F000008CC0FF008CF00002338CDA8003C0000EFC2300383C30003C3C00003C30000;
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hC233000F0233F03C00CF000003F0FCCDA80D5FD57357CFC00FB0C00003033033D4335FD57357CC0003FC000FD7F40C00000FD40033F40C35C3C0D7B0F303C00FD4FFC0FFC3F40C0000F00207FDFEFF7FBFDB7807FDBEFF6CBFDBAF7669DFFF60440DD71FBFF7FFFF6DBFFFFFFF6DBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFDCDBFF98BFFBF3FFCF3FFCBBFF00BFFFF3FF77BFFFFBFFF1BFFFFBFFFFBFFE0BFF00BFFBE3FF7FCF1FFE67C1FFDFFBFF80BFFFF3FF7FBFF5FBFF7FBFF5DBFF823FFE1BFFF1BFFFFBFFFFBFFE0BFF00BFFFF3FFF14F17FE671326489132648913264891324CC6CA449119911991199F40A112;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h64AC9519B5B50B4E61523F5A111E03559D2865871EE018BF5684735BCD98F5B6048CCB0EBDC13121D3BA1D3B8AD00E6B79971EB6C0819961D7B926285600703D3A7603DA9E24C4498103477630A19DA399CC296769B05C1677630A199A8075EAF348EBF4F940EFF4F972E1C8DE6CDBCCBB789306FD5B77C0FC0BEC023575779BBBA95DD4909CD416503E11CC8981A46948D5AA1262A4A06611225032011281987E6CC940C8E2819868928191E4A0647AD410F3719CE194E0B644539B6B11E4A49483C83C4BC70C70E2AA99EE5CBC7720E9F40000E1FFFFFFFFFFFFFFF90A469D1127E6A11146219C60203D8BC01FDB929C92D061ABA99049874C90F514BCA890;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h668189650C35095DF0EF9A6050406982AF6784B469BE879F495DE9D40A0481409265BA37D4A741A0D065068341A0CA76368EA747678B9FEF3433816BC2D4AA9797ABCB717966402015FF4F9F0004A18D726000D4312E4C181599000D26911B02D0549A38E0335194CF41565339C80A36B1B064C0152F0C010B02911A20B168EE9063924A345A5685A5785A54561682322D648C734EC3984175DCD4175DCD40506B64B2EE420FB9A6920CC0C29E43EE411EA923C376330D221BD39C6339C601000A7B0FB962F9C74FA198074013762282EBB9A82EBB9A80D16C965DC843EE49A293000879C3CE70214852148521485214816ECE7CE7CE75A9AB7108A009292933;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h29A7EC690A5DB096B313CA6943300000009D02000584E810002F302222480000022224948044440440400404481200BDFF74505044510590A0A282A0ED18606DA9040F5C938A080843C9186F30FCE1F6A0077BDED6B9CC6318D6B9CC6318C6318AA22AA22AA22AA22AA22AA22AAAAAAAAAAAAF415526D64D122105DF24420BBC19989370F33FF3A27D81120DA4E4064023F60447EC1005C000007F001008000900000014C46D0DA1B4005220410104049000445324B2579B46D132A6D14E0CA040CA2062047127272B40B0CAA605A09C8F08E33A64E8E5889261611A37DCE29760009D20004EB02C103C1E3434043400B6080E84A88D483329066520CDAA699C;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hD60F35830F66C5DCC65CC216E089581D8888E8C6ACCF91D0A13617F32514B4C878C0F3421884C67FDDFD3425C4D7E7DFED7E000274DB106811315EED29152A5E65D5DA422993293598A9D62BD8BF78B8CC39C481EFCDFFF6EFFFFDFBF37FFCBBFFFF7EFCDFFF2EFFFFDFBF37FFCBBFFFF7EFFF67FDD7FCAAD3147408540895C1A00048D9F0974B309CA93D4F57C16E00070B722D9985B9001C2DC0EEA2EE800007845D7B688088088400444044000400444044480888890110013022002604400400880080111C772BE4E45180008268380399046838800800009A4088F99F8183D4868440284DC8090989E06779D716C0819E28C02F1313C41BEE817925210E;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h53A110C2D48870B6320BA1019874B660468745E832711778034EFAF6E733761C024312270AD60044084C3719C4EC4A1C414274BAC008810986E3389D894388284E95B801104261988E376252C21409C0100A12757FFBC0088426118CE366252C2142756DFBC0084CC4A1C02197189895989D758630838AD722D05AA5A99318C073A493334692AAD00481262D3B803DBDBC032478454398D0005199424DA588AD4928E34318474864888C9971D3D05C9A09620AC18A9972610A0A0CE574B290C16C59B3B021FBFD8B367065CE84BE4983998D926B08000AD492632C182069B5C1B333332222222384A3E180827404011613A02000B20220020002220390390D00;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h0526492C456A490850486485C364D18820C4CE008E6C6AD249B2498947757572C7680E6166904C346851ABA80186699433189432444A198C32864F14326C3286479A680F0CCCAAA2543C6D0013999011FFE870B6C926CCA0806E3750D60302A111111111D67F50960B4945ACC22200188623500123368A58526002A4A44095452A4D24B94001001B64C80148A21204C16105AA59E38E1475708B9B455580C1906801CD2490D946513226D552444049532897B18CA64B3972EDD2E114F263A27CB06DB77B0C952F2A307946513226D07092486CA32899136AA824807340488A6922284C2E4C841CC922982C011432534E89F2C1B02F61805783946513226D3492;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h436D1B44CA9B556948CA88F32F623B876976A434E8704963511324A04426E43259994AA2C4B2534907A258964DA5469B4CC0886614560020220028AA22220888A280088664294A5294A5294AA862BDAC854B31632AA3229264B9199204C84924DF364C26794B671E4801221CC2906AD59692380AF58992688CB56DA970DDB6B382DCDE0144B35BA21C0B2949931090931288C94A69664681F8D244E65E4D3372627D25A92502CE41290613855195947BC5C2E02DC0570BB8B7EFDC249C824C056A815D0093441126B0C4D01DAF8F7BFE6CD921B138D180000A6D83F0C880B8D2FFFFFF4FC9F63D9049349A5910C0C464C44CA494E0F9FBFBFFF1CDFF37FE0601;
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// !\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hF0AC;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y28_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'hFF59FFFFFFFE65D3E725B76001DD80EE20D816F182000494018965AC8DD0226B5DC94008BD7456D70404201010EE5D0E80758FBABEEFAFFFBFEFEFBABEAFBFFBBEEFA0681341800489246895130B9B66736FEBEA0043A5D2AA743A5D2A13B55AA27D87C13480985A05CC100282AA82C28282B32FC0F035AFE2F42028282A282C28282B0322FC0F0305A2FE2F42E8741D02D9DEDFA7DA5C73CDB998701040EC92246195464A0AA80601540EC82586586586581894444EC149B6C36C36C322DB61B3854A6588144C0026176D00B484183DB481B2323C018001E07BC7957157002B0DDA8CA8011D86CE472A472648654A5294A34A34A3DBD037A0BCBD0E2A731C96;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h2403006BB66838B9D77386EE824448A9112192A86180002C000E009129244B800DCD43E8295DF3EE7773F6CEEE06065600C60545E414BC9580E8D089A3461AC060CEC9133B7E3000381D1A113468C340402C550000018073AD2FE4CEB4BE815431414A00000000000000080000140020039D697F2675A5F60AA18A0A540904890489048940BA5AC6AC954C5E414BC9608004804022400250F5FABB9EBBD3857B43B578D506EE650C60880406632041C3170C5C0E2A7615380A9C04E4EE272A75512FAA897C1544BE073900EFCE04081039F449C52710703BC703BC9868D98046CC6C5B303FFCDB179962F308751662D45C92AF50C9E824F4065E879EA0490010;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h19160122C00410801042018724ED6724EC5A0A5A51E422D052D2C00671028082C3C8F200160280041601067120A17F8FEFC08436E02807F7E17748F7D2A3476AA5BD86F6BFFBFFD3159B6FA6CC5A1FAF288FD7C955EAD9C7FFFB671244114542100002F8778EF0002ED720CC8CCE48CC188900521E043628008862164E1EF8713E373E3AAD52AD5A1000100EEEBEAFEBEEFFFBAABFEFBFF105015FFFC5080000000D6B5AD6B5A4200003FC0F122CF7F992C6339BA78B4D9ED3F13D04CCC661C65B6CD2363660A6675C173FDCD513B4C8B6DA7DDFDDE3DE3966B20A16C524B70F4AD79CF52C3BE95DE25F8E43601DE1BFF8279212C8792C84D4F0F64C831CC540;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hA61D1D04E74E87E7E3FE32D8029932648BA7FE23849249249269A69A66C0DBBF12F04C71EECBFBBE0A8C339BF1222367FE929D5BDEF7ADB407F6DB40E8A66B7998D331B73EE5FFCF48B1966866DFD095885C10B10B88C094FFEFFFFFEDBBB98268D6C1CF288D43874A1E9E1E088D4D1A3C324F7BD7B7EA3586FBDEF56F48DA1E513597C43D93237B2017F6BD1621C4000011BD2F65887B006004537FB5E8B10F20000FFA576268708E5E5DFFFDFEB113DEF52D0F3BFEFD252F1F7BD4143D5555AAAB90A98ABC40A44482440A219A76346BC1083C325A080E218403041D10D201081574430840C241021B4430F84C6018334D16C9B541414B6F6E49A546F4CA84;
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout  & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~2_combout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hE2CC;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
fiftyfivenm_lcell_comb \data_out~6 (
// Equation(s):
// \data_out~6_combout  = (\data_out~3_combout  & (((\addr[15]~input_o )))) # (!\data_out~3_combout  & ((\addr[15]~input_o  & (\ram_inst|altsyncram_component|auto_generated|mux2|_~5_combout )) # (!\addr[15]~input_o  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datab(\data_out~3_combout ),
	.datac(\addr[15]~input_o ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[1]~3_combout ),
	.cin(gnd),
	.combout(\data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~6 .lut_mask = 16'hE3E0;
defparam \data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
fiftyfivenm_lcell_comb \data_out~7 (
// Equation(s):
// \data_out~7_combout  = (\data_out~3_combout  & ((\data_out~6_combout  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))) # (!\data_out~6_combout  & (\boot_rom_inst|altsyncram_component|auto_generated|q_a [1])))) # (!\data_out~3_combout 
//  & (((\data_out~6_combout ))))

	.dataa(\boot_rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\data_out~3_combout ),
	.datad(\data_out~6_combout ),
	.cin(gnd),
	.combout(\data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~7 .lut_mask = 16'hCFA0;
defparam \data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N1
fiftyfivenm_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .listen_to_nsleep_signal = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N26
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hCEC2;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y13_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N28
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~10_combout  & (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hE6A2;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y9_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h3003C2A3C002FE8F000F0000000C373F6803F1757FD40FB033ACC000C0000CCCD40F71757FD40F0000F003FCDFD7CC0003FCDC000FD7CCD703B0D7ACCF0033FCDC35C3D573D7CC0003F003DB6DB6DB6DB6DB7FF9FCE67F3D9FCFE88AA1DFFF93BB32E82C4C0C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFDCFFDEF7FDEB7FD8B7FD8BFFDF77FD777FD77FFDFFFFDEEFFDFFFFDFFFFDEEFFDFF7FD077FD7F861FFFE7BEFFFFFFFDBEFFDFFFFDFF7FDF37FDFF7FDFF7FD3C7FDC1FFDEEFFDFFFFDFFFFDEEFFDFF7FD7F7FD670617FFE703060C1820408103060C18204AA60A641191991911911E02AA18;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h662CC59DA9B98B4C42D5C736105C9553DDAA71C54E709A34161523DA8108C76C8688E38A1CE0342B366AB366C2C2A453502518ED90D11C71439D068A161520ADBB778ADCD409644321A2033224319D9288890D6760115454A2324359D8AF44627B9688C473968CE473C58B08F40856812BD0252BEC5352E700486246F75770DBBBB9D554FDCCA082251F48CE08F5BF4B61C3870323A434461A421A220190D1187AECC86888E4D1122890D111E434447495103373A683A682B7CE9A12491143A47479C7BC3B76E66CDAAA914D9B37542801E119C6C7FFFFFFFFFFFFFFFC15442111326C829714222CB335258B841B8AD098141949088B904BB65C8889109CC8D9;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h224509642821905CE7671F48B6B47D222DE305F18B340A2E4A7DE2171388E27116D4382784B3F0381C0D77E271389AF336AC3F67068A91C944BFCB7EAB69330715238A6C714503DBE6EA20975B6E21AD33356DC62526660C14D9B6D83619BB16FA68DBBCE13339146F7556F33DEBEAB6B4AA6A3407AF2E35AA1A9BBA242858C4B872D24A3F1C56E1E57F1C57C7962222287569331CC646444151C485151D4816EB7C28A8EA4F99862754C3661E6BEE63968929D73CB2493613CF7BDED6B5800CD87BEF3B7AD1CF1CA0C827C20B333E90A2A3A9882A3893556F85151D49C4618BB20CD879FBEEFD2D2B4AD2B4AD2B4AD2B04A6E64F66E610976018CA0E8F8A8F6;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h2FBF6F702ED1B5C692384328406444444123536905891A93492E731111782222311117C4C222233733737377781E051927B1005504555110AA0202AAFD1C517BC9E81B0E39820C0C6D89186630E8B9572004E5394E5394E5394E5394E5394E5393B3BB3B33B3BB3B33B3BB3B377777777777725A1180076DA224051104480A2C1C14D77A500953C08DC5160DA6ED5656A2A4A445481005C0000077001502A0A850140A80947D0FA1F42A0705011404541150445306A245855174C69841459AE0A104414A85D021011B70FF822C71241829402726D22C658892421B9B858E4191628221B14111D01C2000071404140400920BD6D5428D113322266444CCA22508;
// synopsys translate_on

// Location: M9K_X53_Y8_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFB4FFFFFFFE186968086100B7619BB009040A5457A2823344851101268100007FC90C84157C76F63400116161606C3618B21BAAAEABBBEFEFBBFBAAAAAAABAEEBBAF489344044D60569687E3076FC1FDF993F340019040440019040454014144800482440322400801042404000400040006001C250C001C05044040040440004000610041C250C10041C05040120481E9C2F89FABD08F40C405880B101044071805991221CCC5805991044493492493492400800002324241A41A412205B6062054A105036201114316D01C00050D5B487002100784009E1700355754340405774E9AC104C4689912C9123EAAC06018C11060C115141A283AAA8A806114826;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hC04820B6E307010019D81B3B01B3B6F6CED841981A024498912020080600000A37768005DEFF8103DDA0027BB48909A100B142B00A0B01685120AC6682B1E028B132660CC98184C64224158CD0563C04285AA210FFFD08300AC803C02B200903B0B7411120912081209120A1224842AC418056401E015900481D85BA08800000008000000400279DF8330300A0B01610090480040240000178FF87DEB5E7FAC7F6EFC12A9A8020A221AA201E6214A60090024130E2017100B880513330A1AB8335C019AE004CD7002F18406E11B8066000023538D49AAE102AE10046958C440C62C600880F0030A006140080FAC1982B000892018440C22042E4012402045F00;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h30B0061600A4F80101E004524A4A925248820202016B0010101020A410CA82CA86D60006542181165421A69180808286A28608504218135143E220C782A9968A86DA2ED2705CC68841CF8173E23540800800400480A976B80005DAE1E8BEF7FEEBC0191328E04C899125F6CCCCCECC447122008539086E512130C62641F8FF80B627B6299E601E621880000FAFBAEEEFBEAAABEEFFFBAAEFEABEF04501580000000C6318C6318420000003FF4D28F58028461119FF41C59643FD3855DDCB53491C929BA5EC5EB7651BE5AC88CD9142D88300999C0C921DB27622FFAE55EAAD2F0A348D730FF6591B4ECECE088FDFBC4053E6FE967A4F67AEC67207DFFADCDFFF;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h5957DDE6E506454150151459F57F7EFD1436DA7325D2E974BA59659658CE204E5F4F6A51272C8882C82CBB988B2323E93687D9A2D6B5A49F54D24974678463648CC91991B0A6E88E5BF5927327A429D554543AAA8A808490C9B6DB6DA4998D828CE5294EE43376EF9B9696161D9AB6A9AC32AB5AC6DB69802E5AD6B12B08CBF050249FE7E0FF84C133D8F28C9F3F0C5003F53CA307CFC93010FF448F9464F9F966000FFA9116E01040045DDD1DDCF9F39CEFAFAB33BCE7AF8B4E739E3EADFFFF555598808AAC488DE408DE228812627ECAC38C2D224BE2CF3F2C4E114F9F962729443E7E1C6392672883E7E4DA58227A371C324B94AEFBA9C511454500504110;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h974A21C37222E59DA45484E020811399AC8CAC8204A1D6E9A3BE4723253CA4891DA2C35210A0846699A8242486FDA37E966B504557AF02A89134C6CC409026486C4D9891219018049A690698FD175D1C0429810F3E7EFFF3FFFFF9FF9FBFFEFFFFFE7FE7EFFF3FFFFF9FF9FBFFEFFFFFE7FFFFEFFFFCFF971717918F918394F18C8A0C9DF4176B3499D33C580708670AB34B382D99A19D2ACD2CE847A6CE05C5C6A0091B08808808940044444444404400000070A8800E951011C28888BA5000074A8888E15997955B3157492106EA41120D15D24012666E840082C2CA433303C29582483042CDEAB1B171E83662151E9A0BD8AAC0AF53477090E2055187B7F9;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFB6AC542D0A8219A34488A459A218E7024ABE1C811630EDF22D218E6777632681A39091647B7C8C17A6CB34C8E4425E813416476F9182F4D966891C884BD06682C8F7F2305D3659A6C62212C813408D20C109165DBF6F918293659A6C62212E83341654BF6F918E6425E81A4D00C8CD4189974068002888372DC19A1813208D050E4D0A2C6F49EC7B4B185AD3207FFFFFFDD014A144196160C519A3A12D8E8C05422EB0318EF4C4CA6C5491193BC56B20C690981A69130209A4A0C8524B29DE124CBADF60610849975B146C496F16D0199612DB8DC430C05431C76E76EE7327E9991198880088BA08BE6B4048545A116242A2D00BA02000002223A035A196121;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hC524B2C34602A118504C8A1A500001A8A09B31029BB29B1A09A04D896777757883DA0C646DFEF3EF4B10B10B6C46E886A31D06A20443518C30D447A6A24830D447126FFF03C39982769EF92054B51011928539FE69BE6561641E8E5218382305999911138B002A2AF74D4BB984424990C23E105932629B4C6B436C3437809060205244313216470000483040441487C02579E258924900891AF291CF5484D11420032824908751F4C618444E444049B95891B198860A2A722CF220845062226420425A6348512732306751F4C61840C8124843A8FA630C2222242257E34C8E7D222F5E6E58881CC926992828845052488990810B4C69094586751F4C61840092;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h421545D31A6111711008EEA2A34F7BBA63768404EE20CB331157AC81562644325151121244905249036A5894486C6612FAAAE24507068AB99A02399A22222AB32B00088E4F1AC6358D635A4268C98D2CAC42326322A622124418000228894C24E22269677913634B688C02044CA4A726885282CBDA81982488844519508AB4520A94CF080AA0400214412951D3B090D3921898614DEEECB9B81846E21E0923633374DD0C25B9EE3E01A7184051B34989E9D4E34DC69753B83DED9C6489C20010699A5D04994A813F10D613D12E8F5ACC44886111BA90800008D8BF43F88A03F0FFFFFF0FE1FC43D84D841210949440A14A4E28D643FAF8FAFFF34DFF06FE5300;
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'hCF85251794503880C37FFFFFFFFFFFFFFFFC02A8AAAA808A28208828A2A220AA22A8880822A20202A2A88228AAA00A2A0820AA88A2A8008A20888AAA288A20A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE187FFFFFFE52BFE52BFFFFFFFFFFFFFFF6FFFF61E1E61E1E67E1E67E1E6FFFF6FFFFFFFFFFFFFFFFFFF6FFFF6DCDF6FF016FFDF6FFFD6CF9F6FF016FFF76FFFD6E1076DEFF6C0016FFE76FFFD6E52F6FFFF6FFFFC2802028110468028000003F3EAC1EAC0150C0C0C03000300D7C0FFC0F7FCD770FFF0F7C00F7C00037FF80003EB7C000300DF5577EBB6EAAABAA6AAB95FFF5F540DD70354001770E80FAF7FAB55FC0F5400370002C0DEB002DD;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hDE6C035C017003CAF35C0030300AF00950D568F00CD556AB02A570D573957BFC02B5703EBC3EBC50000F002A80003FC001555444451445FFA9EA821110A1100F02412001105000055401540255555552A9555D555D555D55575557555755555555555555555555555555540003FFFEAAA959A95996AAA839AAA6E8155555680C5431543154C2A9554D32ABFFFD555403FC39AC396BFFFEAAABFEABA6EA96E95A3B13B1CFFC02A83EABC2A808608600155555680554155555A95568338833883388888AAAA888B958BAA8B802AB555402A814B38500BAAAAF600FE803E8E12CE152AAAAAAAABEAB84B854B9D555D5D5D5D5D5D5FFD57F555755FFF402A15F5557;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hF55555FFF557F575D5FFF57FF5FFF55575FF75DFF57FF55FF5FFF5FFF5FFF5D555FFD5FFF5D575FFF5FDF55D75D775FFF5F5F5FFF5FFF5FFF5FFF557F5FF75FF75FFF5FFF5DFF5D555FFF400015556AAABFFFEAAAAB002AAC3FFAAF000014000000000000011103330222155FFF554002AAB2ABFFC0FA80002AAA803A8EAA83FC03FF0DDFCD57CDFFCF7C2B002B002B002B002AC0EB002B002AAAAB002AC7AAC02AC02B0004004C00C8008000000F3FC03EAAABC0400040002AC011556B000000000FD4000F57CFFFCF67C00000003FFC2AAAC00010000000003E95003AAABAAABC0000000F554F554F66403A8EAA813ABFAA813A813A803AAAAA813AAAAAAAA;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hA80EA813AB557F557F667C00000FF0CFF00FC03F71555555E15579FFF415415554B556D554F57CFF7CF67DFFF40FF0C000000376C155555541555155541541555415545554D55CFFDCE66D5555FFFDFFFDFFFFC33F7CFDFFFDFFFC0C30C3CFC00F7F0FCCC37303C0C37C33FFF7D7F7D5F7FFF40F733F33FFF7FFF7C0003303F370CF0F0DC3C300C0DF3C31FFFDF55DF555FFFFCF0CC02800000000F0FC3FFFF3F00F003CFC302BCFFC3FBFFFF7FFF55557FFF7CFC30F0300000003CF00C003CF03FFF30003C0E3C3F00F03B0FC00000303D703C2888FFC00FC198C0FF0199FC02802FC0CC802FFC0A80BF33F6800000000EF00FF030CC33C03F0C1F003F002AC;
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N20
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'hCEC2;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N30
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout  & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) 
// # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~4_combout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hF388;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N8
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # 
// (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hCCE2;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[2]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N2
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~8_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hBCB0;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N0
fiftyfivenm_lcell_comb \data_out~8 (
// Equation(s):
// \data_out~8_combout  = (\data_out~3_combout  & (((\addr[15]~input_o )))) # (!\data_out~3_combout  & ((\addr[15]~input_o  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~9_combout ))) # (!\addr[15]~input_o  & 
// (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[2]~5_combout ),
	.datab(\data_out~3_combout ),
	.datac(\addr[15]~input_o ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~8 .lut_mask = 16'hF2C2;
defparam \data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y16_N22
fiftyfivenm_lcell_comb \data_out~9 (
// Equation(s):
// \data_out~9_combout  = (\data_out~3_combout  & ((\data_out~8_combout  & (\ram_inst|altsyncram_component|auto_generated|mux2|_~11_combout )) # (!\data_out~8_combout  & ((\boot_rom_inst|altsyncram_component|auto_generated|q_a [2]))))) # 
// (!\data_out~3_combout  & (((\data_out~8_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\data_out~3_combout ),
	.datac(\boot_rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\data_out~8_combout ),
	.cin(gnd),
	.combout(\data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~9 .lut_mask = 16'hBBC0;
defparam \data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y27_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'hCF85251794503880C37FFFFFFFFFFFFFFFFC00020A00088A0208008088280002880A2222200220282028000A80022000A8880000000028002A02800280028A02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFD75BFD75BFFFFFFFFFFFFFFFFFFFFFFFE0FFFE0F9FE0F9FE0FFFFFF00007FFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF59FFF01FCEAFFFFFFFFF7DFFF01FFFFFFE107FFFFFFCEF5FC001FD75FFFFFFF00004980202604F082A803FC03EADE6C3E6C33F333F300FC00FC0D5C0FFF0DDFCD570FFFCDDF00DFC000373FC0002EBA800030F5F55D7E7AAAA6EAA6FEAA97F57D7D4035C03D4005770F80FEF7FAFD57C0D7C000D4002CF5FC002F5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hDDAC01DC01C0037AF370003CF01AF009D0D55B33F4D5AAAC01A770D5FCE55E9703D5C3CEFC0EFC3F0035C2802B00EABAAD515151111100FCA9EAA89452854435CC97FC18010EBC0154005402A802A802A9555D555D555D55575557555755555555555555555555555555540002AAA9555559555995555439A0A6E81555556831543154315532A9554D32AA222155540EA839AC3A56AAA95556ABABA6E95AE97FFF1331C00302A83EA9C2A8086086001555556815541555556955683320332833222222222222395A3A223802AB555402A952B38154E0000AE002A80E80E12C3854000000002BAB84B952E957577775D5D5FFD5FFD555D5FFD57D542AA15F555F;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hD555555555FF5555557D55F555F555FFF5FF757D7555555D75D5757D5557D5D55555555555FFF55755DD755D75D775FFF5D575D775FFF5FFF5FFF5FF75D775FF75FFF5FFF5DFF5FFF5D57400015556AAABFFFEAAAAB002AABC00FAAC00140C00000000000005400FC00A83557FD55FFF2AAB2BC0003AA80002AAA803ABAAA8D5C03FFCF77C1570F7F0DDF2B002B002B002B002ABFAB002B002AAAAB016ABEAABFEAC02B0000000000000001554000000003FAAAC0401500002AC000002B003FFFC03A80FFCD55CFFDCD99D400000000002AAABF0000FC0000003E80003AAABFFAAB003FC00D554DFFCD99803A83AA813AAAAA813A943A813AAAAA943AAAAAAAA;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hA80EA943AB555FFFDF999C00000C30CFF00FC0FFF1555D55E1557FAAAE000B5554B557D554D55CFFDCD99F56AC0C30FFF3BBBBBF7155555541555500040001555415555554D55CFFDCD99DFFFDF555F555FFFF73335CF1F555F55433CC3C3F7CF3570F7CC370C373335C3355F7D5F7D5F7FFF700C30C33D5F7D5F4FC0033003FC00C33F7030C003F7030C1F555F57DFFFDF5543000F0000C0000C00FC00FC00F000FF003FC3C280F3C3F3FD5F755F7FFF555F7FF03CC0300C00C03F300F30303F3FFFFFF0330C3FFC30F03AFC03C0000C0FC03AA2023FC00F006600F040663288C088C028C088FA238223B036800000000C3F20FC380C02F03F1C26C03F3020B;
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h3E00F20BF200FC2FC003C0000300DB0368000257FFF43FAFC3AFC00370C034C3F4037157FFF43CC000F00003DF555C000003DC0003555F55C3AFD7AFC3000C03DC3703DF7F555F00033003FFFFFFFFFFFFFC8FFFFFF7FFFFFFFBBFFDF621FFFFFFFB3EF1FFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFF801BEBFD8FBFDAFBFD8FBFD8C3FDFFBFDFFBFD883FDBFBFDFFBFDFFBFDFFBFDBFBFDFFBFDDBBFD800F1FFFFFFF801FFBFDFFBFD003FD7F3FD7B3FD7F3FD5D3FD003FD81BFDFFBFDFFBFDFFBFDBFBFDFFBFDFFBFDFF8F1807FF64C3930E4C3930E5C197065C267296E5B931B9B131B9BD19216A;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h8A91522E1A0A33408821D836032C31376AD8B451CA65929146A485E1CDBE9D94148168A394CB2567BF667BF628D490B479B3D3B282902D14729864AD46A48646D583E4650E6CF7F505202FBBA0A4F8F9EEA8283E3BDC97267BAA0A0F8F32314B79ACE29779AC66B7797265C17E6DEDCD9CF9B30791399251482124225999B2ADDDDEEEEE4FEEB002B057194C11A49F2E8C89124AAA44D44610DA6A221013511872EC89A888F3511664135111C4D44476C010F775046504E8834411AFB5DDEB87737D3792913253244CCCCDE48993730022913184E1FF19FFFFFFFFFFFD44538493295F2B9B60C19678A13081CF0B991A4886D20983C284D3261418953FEAB042;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h66583161C134196A9F54FE09F4F4F826BD2EA9B4B15A2E1D13FF784D8AC5B158B6D9D5118047D9ACD6674FB158AC46BBBA206E16E289D10A62B9D93FFFFFFFE2937149BE293782DA0257950FDB6C67B9BB876DCEF737709D5CCDB6DC84C4EDB27C68CD3D6A2355537FAD92F22AC1BE87749AA67627B76F1DE9DB99F92977EDE0D23397801E8F4758F4658D4763539BBAA639A7336541DD272DAC8077CBC9045B083496D640335DF7B714AEEB747A9EF74DB0F975749ACA1D59D7BDEF7BDEE4BBEDD6EA7BDCA8E2C152240B6239BB20065B5900ED97900D110692DAC804D77DEDB2BBEDD7BA9E6F3FEFFBFEFFBFEFFBFEFC454F7CE76E7D915FDDBF1BD79FDFF3;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h775CB63004DD56821A7F68500CF646646984482426CC2249213665021394A260502139484A0427410123321494A40C5B249155000501559A0002A82A9C8411B660C1052AD8510B0A4DAD90562294B54DC244210842108421084210842108421080A828A02820A028A0A828A02828282828282A5A44100E8C8703C1D48E0781B17A70D6F21225992A181976881749DC64E3F89247E112254000004D001D12ADAB55346AA2D89C93927B68866D123568D583460C522492FDD6E599C3B86146F38163C4604F9511C1212132FFA95F39A0119E026337D2E46C19F1629309948D60C37620A753105289943667363434043407F70A0E00B90C913732266644CCFB2C0B;
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h4502D1413B0044EEC54DC18480D9D9DE73DEF1C1A036E6BCEBEED7AAA5BCD4D097F6F3F249ECC6F7FDFF3405C0D4A15A846294012253262044D5D565679F2C58AD5ACADB29803005AAD10ABAAA538A4F882D8926DFDE7FF2EFFFF9FFF79FFCBBFFFE7FFDE7FF2EFFFF9FFF79FFCBBFFFE7FFFFFFFDDEFD5BCF8F90479060C5C92364BFEAC02BB2B081FFE2BE2BC126154F09329B458098552C04C29F0916B23236000277666C66C676764106324106324106329CAEAC9395D41E629018CC575649CA62413151279D37B499CC81093061025136632102405304CBDB64AE4DDAA7949EC3DC222364C0440BC580502A43324BC20A480644135D1889FA525116B7AF;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hEB897200D388077B33FEE41DDA07EA61E06382DA7F05AA5235FF779CABABAB2CD17BBDF034948D6C80EFAF541556F7ACFA2F035291AD901DF56B82AADEF59F45E0693235B2077D5AE0AAB7BECDA298D70888DF06D95291AD9077D5AE0BAB7BCCDA2F02595291AD576F7ACD1362336730AAA898C798C39FEAB44E5B84F11A18F879A4C2F10265E84320A6AB4D0217FFFFFFFC6CF00FE416D6086092B4365A504959B960119C5FC8DC82C59D5222B65CBC0A2BCB02AD115AB5D5682EC622057E896F8584D1A6739DF0B08946C100C32411196D6594B84304959B7D7DBF7F743BDE32323AB2323AE581659390261924959B30C904A0DAB3B1A20ABB4A0A43112D21;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h8625B6D2824ACD8D6A516C8DD12481ECA0AEEF467ECD74E108F04AE98BBBBB98C2D840A96F74D3EF2E58932925C6EC9AA30C1AA202CD51879354479AA26093544F9AE800FFC0786B265EFFB400FA4962DBF41F6924D377E9ED7DBD38698A0785159D159F92926CA8BE618F0A9040491A0234427A0A0B690D490124A801831404207A50B93A36672924C0680C4614E7B5023988C375D70E3B517665B6A4970451A113790594D4E519C3B865757051C055A9B570ABC02D4CB2B4D2B31DA304E6C8716B7C0F4DFFFAAC1A74E519C3B864DE82CA6A728CE1DC32BA28AA936FC5126CA83214360E986C0FFB00B5B31DE33B039B21C5AFC1E9BFFDC74E519C3B866416;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h535B96670EE195BB5BCF6564EAE0A579182B889485E7C1AA8185044214FE67016A4B58B2CD633B0F236EC31E6D5A1E98976068AB0304AAB210AABA9ABABAAAA3088889CC59794E76BCA72B5E6CD9EDF65D4EA943B223231274F713905AA95424C2264A25334A634D2009021C5CA51075112D5C1EB49182E48C3DDD953463B37140CAAF2D669B2AB90AAA158E62391C80330BF92470444412916846EC5C2C2EFFBBBC48B144095733052522C551B74CA260D06B05D60741B8A5C199308C82480069D81D80A287843D5248E02379894A636040D0D53A5260000CCBFF3F7BAA0B30FFFFFF9082233C824A3812D092D5CA64E66E040880FAF8F8FFF864FFCFFF4402;
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'hE3E0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y25_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'hFE00FFFFFFFE659A813D74F5028441429A5441C9410226CA054DAB50310122AAD563854DBBDF7D7C111133131322241209911BEBEEBBABEFAFABFBBAFABEBBFFFBFEF4A0350946D0854D207F230D0160A036C0C20F11080600211080611824860305402014100C4804844202C28282C2C282922BC0F3F4ABE2F1402C2840682C2C28291206BC0F3F1486BE2F14E0705C1FDD77DFFDFDF483C97940A08141E8DA5D495E155010F45405E11E8C248248248249015888AAA04992C12C12C8141245424A9555523C291A1435241194D040A0004653613C79400801FBFBFFBFEFEB6B0882058C10614047AD02AD003209087380FB29BE8A215582AB4E4E4E0A44C438;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hCC4A20451028BA39C62184C401B3B6F6CED9507958824498912220080600008A088843E81180126CA212F494428909950B2542B20A0BC16551162C6658B3F6A800C48813121E30400A0C1811306060C4286CD1109648892505050094141408820DF7411120912091209120A0000442E04928282804A0A0A044106FBA0880000000800000049A500000B0CAD64142C85289048004800122417754572010C845071945505534621C4A310C211E7910284AA922C542E3954E08A70454C4C28600170E0C87AF844397C228217700102336600010AB02AC080744407444502450C0428628C28810ECA2B8145702804C18C330600AAE0185C0C2E0575C071C024400EC;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h20B1841630A4C8000120053522A55522A41B8B9B816B58DC5CDCA020D0FA8EFA86D6B587D4278177D4206250A001FD091D07646F8204148E836088E78A839EA08CD8AC7A87861042904400110A522D27D27693845BE9263A4C7498E1B8BFB7FCABC01BAF7F6FADD79475D64464EEC4EEEA41210A7030CEA062458C400000000079C079C07F81FF82100210055015050410444514000144155100450014580000000C6318C63184201FFFFFFF2DA24F51F9CE5D5A93E5F7D6DECB9EC2CCDA5DCB0DB6D9EB9F3EAADFCFE53FAED31BDC8463729BEE2A9A2F673A9BD956924ADF06C9FBFEE7A9D1B952540FD765AF75D6D53B8F44A693D2693274F950996CBE94BF;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h9D1CCEA47FC6EAE8E94EC758F57244C9CDAFFF290190C8643238E38E3A436D579DBB2D7BFFCFFF41CFA431100D2FBF61FD0B5D73DEF7BDB6BFFEFBA5F9B4EFBBFFD7FFB75C7076EFB2E01F287E1FFED2ED2EDA5D85989081FFFFFFFFFDBFE9D3AA665A65EE9449B1225E5E5EBEECB6AB7D276F7BD5B7EA6717FBDEF57F09F8D2C22684E1A4FFA2419B081A96060D06E5400046A5818349B000006DA8D4B0306936AA80003F05EE268C957EFE7EBA306BDAD5A5AF7BFADD85AF2F6B5696BD55555554888148304089A4089A10484BEEB443D6847C2658D06E0D066C492D0683360020B41A08429336A40F41A1F8483363DB6DFFFFADEBEFB51100010544140444;
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout  & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~6_combout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hE2CC;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N29
fiftyfivenm_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .listen_to_nsleep_signal = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hCEC2;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hBC8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
fiftyfivenm_lcell_comb \data_out~10 (
// Equation(s):
// \data_out~10_combout  = (\data_out~3_combout  & (\addr[15]~input_o )) # (!\data_out~3_combout  & ((\addr[15]~input_o  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~13_combout ))) # (!\addr[15]~input_o  & 
// (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ))))

	.dataa(\data_out~3_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[3]~7_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~10 .lut_mask = 16'hDC98;
defparam \data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hF2C2;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[3]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hE4AA;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
fiftyfivenm_lcell_comb \data_out~11 (
// Equation(s):
// \data_out~11_combout  = (\data_out~3_combout  & ((\data_out~10_combout  & (\ram_inst|altsyncram_component|auto_generated|mux2|_~15_combout )) # (!\data_out~10_combout  & ((\boot_rom_inst|altsyncram_component|auto_generated|q_a [3]))))) # 
// (!\data_out~3_combout  & (\data_out~10_combout ))

	.dataa(\data_out~3_combout ),
	.datab(\data_out~10_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datad(\boot_rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~11 .lut_mask = 16'hE6C4;
defparam \data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .listen_to_nsleep_signal = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hCBC8;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hBC8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// !\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hCCB8;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[4]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hB8CC;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000038288900C38036A41B52084C0038D902825A040C0A58300149C99C888C05028B29A8100411111112221108891BFBFAFEABFFFBFEFBFFBFEFFBAEABAAE6253100D000040020FB237D6579ACB6D4D20041201008241201011938180324C7AC14160C480484C62282FAC2A282C2F22BE2F034ABE2F0000400F8C004040000320C4000FC348C4000D4E0704032FDF777D5DF7E8208F8C0A1A3A3E8804548E0030210F8548DFE1E884C30C20C30C20AAD5552626D829829829036C920E1480030C068683A1075240304804181248760030000C019E3BFFBBEFAABEB6B5AA665AC2500C649800880003A08C6318000C71C005281A503F2F10C0035C03C;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hC4C020D551271918CAA99D55020040080100C7F838824490912220992624489A3ABA43EDD5A21265AA92F4B5528606130AC3450004040084D076C089DB0302689170AE1DC29FB4C64A2C1D9DF0767E44685AB110964898568402625A000A08B5BD75403120912091209120A12244C018C2B4201312D00050C5ADEBAA01890489040904890C9A6519500FC6560102C0300000090400000003BEEBFFAEFAEBAAABBFABF97F9C4203C6018060381914A640810A25329C137FC9BFE4DDDFD2C68190FC0CBFB0045F98022883406E1020000CD99509042419763A5763A4D6B544C44A26A251A81FEC61BD8C37B180701F03C0780801E304318218C043C0C3C24C0000;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h618C0C3181A4480001200D502A07D032046383E3AC00031C1F1C601231FA8EFA86D6B587D4204377D42012318021FF8FFF8E047FC60037FFC67DDF31DD5E6F5FFB9F7B0C00040050008944A2460D40000000000D580176BAED75DAE310154550AB0002B8550AA15C2E9020CC2CEE486E9C826215E0458D40C40B088134C506DE3BEF3BEFF8067812580090055540055015050410444514000144155100400000000739CE739CE9081FFC3C6769C3C4600D6E119E1F01861BE8898B81D9C0F1F6182492202420CDB5D8042F08F709E0ACA78A9B8A6C920A2202A33107A0109B40CC31AC6308050D91188D866E0017129DF038416A04C0A040C473D428421C8CA0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0250C8A465E7A09FD77D485C0A80A1424886990B90B07C2C1F0A38A38C54B26411144A59B30CCCC08A8C3311166723E5331A5B4A96A5B684A4DB480A6A90682CCCD111B1142074CF24A0D201B6000090C90F121901AA1494C924DA69B688C99311852800F480091264D4D6D6598DFBFFA9324A52D6D96C5286D296B58A08E012D02408E020FC2049225832A48A0124B99820CCA92280412FF60A09318520500925332A90F1486A76C6D84CAB1CAA501B18CD052A2338C5052A2C6334142955555554CCAA680640841C0841904116333C4284C22D3340108E010488494F009244A7243C02495A92446493C024D1082446134D1249AD0451450504001055154440;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'hCF85251794503880C37FFFFFFFFFFFFF00044A000000022000200000200050020020D4000008080088800910111010910000004468002002860400200002000000000000000000000000000003FFFFFFFFFF8185FFFFFFAE3BFAE3BFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFF0000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F69FFF01FFF3DFFF01FF9BFFFF01FFF0DFFF01FFFFFFFFFFFC001FD5FDFC001FAE3FFFFFFFFFFFCA00A00A040A00003EABFE80BEB01EB00FD50FD502F402F40D570FFC0F7F0D55CFFF0F7C0037C00075CFF5D53A7E80003375DFDD7ABE7AAAAEAABEAA9FD54F5740370003401D75CFC3FF8EFB8D7EC0DD400035003375FC002B7;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h729C017C01C0035EF170000FC04AFC095035573D5435658B3DA570FFF8E55555C155C00FCC3FCFBD4035C00002FF800FF1555511444511FEA8FAAAA4451440FFFAA4810E8143D001540056A802A802A80155FD5FFD55FD5557F557FD57F55555555555555555555555555400015556AAA9595559955556B9A5A6C295555542B156B156B1553801554D380088895556BA56B9AEAEA95556AAA95AC3A6C2AB01C00313B17FFDE8003803A80008608602955555429556955555415542B38AB38AB3888888888888B158B088B2A8035556A8000AE0E003815552B2A802B816E12EB8155555555542C384B142C157577775FFD57F555555FFF5FFD557D6AAA15F555F;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h55F5555555FF5555555F55D555D555FFF5D7755D7555555D75D5755F555F55D55555555555FFF55755D5755D75D775D575D575D7755D75DD75D775FD75D775D7757575D775FD75FFF5D57400015556AAABFFFEAABEB002AAA8000EAC0000F800000000000015503FF02AA3D55F557EACABFF2800003AABC003AAA803AAAAA815703FF0DDF0D55CDFF0F7C2B002AF02B002B002AAAAB002B002ABFAB002AAAAAAAAB002AC004004C00C800900000000000000FEAC0014000002ABC3FFFEB013C00003FC3AA8D55CFFDCE66C000000000002AAAFAFC3FAB00000003FFFC3AAA800FBF002AB00D554FFFCE66413A80EA813ABFAA813A80EA813AAAAA803AAAAAAAA;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hA803A80EAB555FFFFF666C00000C30FC3003C3FFC1557D55E1555E000BAAAFD554B5575554D55CFFDCE66F56AC0C30FFF3BBBB755D55555541555400010005555415555554D55CFFDCE66DFFFDF555F55557D75CFF7331F555F554300C3C33570F7CF370C3BCC35C33733155F7D5F7D5F557F70C3300C3D5F7D5F43300FC000C303FC30C03F70030C03F71F555F5FDFFFDF554F0003000030003000FC000F03C0003FC0FC00F003F3C0F3FD5F555F7FFF555F7CC03FF0003000300FC03FC0330C3FF03FFFF03F30F03FFC3ACC0D7C0000C0003F8FBC8F8090800980098080BC22C0A2C0A2FC22FC8B3C8B300D800000000C3F103C103C3CB03CB03CB03CF0002;
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h544655110F0F4E88E46DC91208E9481DE9FFBB90E17D11D240358333780189A7B9CCC2C7C7902D6499880C1C9100000000000CD26AC1E200449046C4583022C0244488A061240B4448290208EB12DF08412181659F29FFF35FFFFFFFCA7FFCD7FFFFFFF29FFF35FFFFFFFCA7FFCD7FFFFFFFFF1FFEBFFDF77B5430AC30A144558786888CC21F7E7283FE96DB2385478EE3223E3DD1951E3B9CA8F18F22CE93D3C61020A32644644652732730510512732730512AAEE66545DCD4B8B33B97166662E2EEEE545D94149186D2A841565C5106EC34BA11066625455722EEEA733F43E3B9C38540C4E8F07075BB8460CA08314BC6327902642F1A2E80F2D3C56E399E;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hF749130276980E705BBCA633380CE478C1E383DC860BB4143E6318E7233223C961E5F660BA850EE4E19E33102467DB494C360BA0A1DC9C33C6E2048CFB692986C175043B930CF1B8C1233ED896C308C1D021460F4BA0A1DC98CF1B881233ED896C360F5BA0A1DC447DB4961B0EF77623DDCB93876B4618A32829989CA13A88E8C461842711518C66919A222707C7FE7E7FC3A4C11C463D1D264E38C1A48286906289E401084E7CCF398623930CDA62318E20488482111B3851CC8C82230BBC1149B17058B495A9362E1D06B26156C90333D142241F268906292E53B7FFF5BB2F8880001991112794278D6202632C9382131944941EF7FF77F7EE951EA8339193;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h64CD0010348314090422114000000040442220411845104589A445DE17FF7DD031590112524269021C90A40C931241F10218710200F881053E204C1102001E204C364000003FF82B459C9A1CD238412D92AC0C96D96C441C18A152B186351A459D159D169CA0438242C2315BB10124B422208F222AC2088D124491238A287216A4608131166A313000071E3E843126C30D008045A69A3615180261867CB24C182021420989A060180300644B587912553E11B32DE198AA3228F228010C0978D3A65000169A91A2209020E0380700E05104C4D0300C01803220130953C2026A79AC202CEC6AEA58FB7F866208014C2295E34E994042D34045820E0380700E0826;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h268180600C01912114184A602360624288021364C2E00DBA210B3F102C6D5F0CC4811506110C2293C3A0C474CA000D35040941104A0F312213312A9B2322332311911884C00846908C2358C2004088C604466E50E8063210CF92AAAC80DE2220926303773132720E580AA8304788AB819FD133F1052107085A74457C864F32E5714C8F5C026A31118F60110B0CB1308EB8B99F3023CCCC8890444C01C88A6AEE222600439C548625B504C7C001958400A4D26920D249498C35CFD8208DA3200022C92CD0863508C614218D5FA28C42226142B28534204000022FF03F10C0200400000047B82728FF0863103D09A62A10226CC421A502000000036C00E7004400;
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'hCBC8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h3C02F002F0023C0BC00BC00003036B00D80002D75ED75FACC3ACC00370C034C03403C1D75DD75FF000C000C03757CC0000C034000357CCD5C3ACF7ACC3FC0CC034370175FF57CCC0000C03DFEFF7FBFDFEFF7FFFFFFFFFE3FFFD700737DFFF000000000000000B3F6CB3F6CBFF6CBFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFEEFFF8FFFFFFFFFFFFFF8FFFFF7FFFF7FFFF7FFFBFFFFE0FFFFFFFFFFFFFA0FFFFFFFFF4FFFFFF9FFFF9F80FFFFFFFF80FFF007FF7F7FF7F7FF7F7FF6B7FF3E7FFBFFFFE0FFFFFFFFFFFFFA0FFFFFFFFFFFFFDBF9FFFF9FE1CB93061CB93060CB97060C9BB7915F7557FDDFFD57FE89A420;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h388700C0D0D0E9C1FFD213960D3C5091F3E941054C789C36139C084CDB66D65447828A2A98F13904386043864A7381219B6CDACA8AF05041531E270C139C0A65E7CA26C876DB374511E0F822223D78BE4CC8AF5E2E44D13D933223D78AC81C727A3838E67A38BCC67A1EB96606DB0ADB615B6CAFD7F8526402061F032DDDFC76EFEB7774A0C8A074FE162C9F2510521C19DBB70332C789043183C483001E2410CA419F120882241C003E24110F89044CB541920F9637963322EE5AC04111645E8E852852C183B93862AA906B0C1905CEB09C6210C8001E0003FFFFFFFD450194147F8E549C291EC91A78BCEDDA1F9AAE5B8B92936765C8F9B32E74D152888204;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h832A467252286452281141B80C0C02622F1745E4A12111FEC502A9A0701C0F030102A5A9D38D0701C1CEAA0F0303D54223A1469D010DED14B381C92000000010BB284D3D0BAF2904B242700EA4825214220E904A5204410D40CC4920088A2B924255B338E1371B9B6E64410734E85A9D24C8133663861C831C183950292246C3D474463991AA64C88E45A86422BA163730A45127286080031C07C330D07D3311FA6EA68BE99999168134E00BA5702F7C8392898A3E98C8C581C00000000003816E9080BD1380E0490AAAABC01332A87E380F8663A0F860764DD4D17D306645A073816E91202F492A1200A1200A1200A121458E6AF6AE61660A80C1DF8121210A;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hA451318D19111AB19F0070C71E7220220098C8248084C649250797FDA8263BF37DF8A2632BFB518998AABBBF2208841B040955555001549AAAA8002A0C0A288486273C8914398F8C258D1216242405018806739CE739CE739CE739CE739CE739CA222AAAA222AAA222AAA2222A802A802A802A12AACB6E3253DE982E67BD32525BB426795BB6DB066A4C45B6E66D5456E6A7924D5E320A155554D05512A970552A8AA5D4A30E418038174782E8CA832E8CAA34826D834580E0380700E405049138A8021314488DADB0A24FE36C806202982106636510444A1CD0E3C5468C52CB28669450334B282C62D96E3454341425D1ACB023E99424262404C48098B32119;
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~8_combout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hBC8C;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
fiftyfivenm_lcell_comb \data_out~12 (
// Equation(s):
// \data_out~12_combout  = (\data_out~3_combout  & (((\addr[15]~input_o )))) # (!\data_out~3_combout  & ((\addr[15]~input_o  & (\ram_inst|altsyncram_component|auto_generated|mux2|_~17_combout )) # (!\addr[15]~input_o  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout )))))

	.dataa(\data_out~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datac(\addr[15]~input_o ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[4]~9_combout ),
	.cin(gnd),
	.combout(\data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~12 .lut_mask = 16'hE5E0;
defparam \data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
fiftyfivenm_lcell_comb \data_out~13 (
// Equation(s):
// \data_out~13_combout  = (\data_out~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~19_combout ) # ((!\data_out~3_combout )))) # (!\data_out~12_combout  & (((\boot_rom_inst|altsyncram_component|auto_generated|q_a [4] & 
// \data_out~3_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datab(\data_out~12_combout ),
	.datac(\boot_rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\data_out~3_combout ),
	.cin(gnd),
	.combout(\data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~13 .lut_mask = 16'hB8CC;
defparam \data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .listen_to_nsleep_signal = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hFC22;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~22_combout  & (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hE6A2;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hFC0A;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[5]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\ram_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hBC8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h01A4000000004510043FB7C580104008B33844079EE0A425C1C854A7CFF000081C0849C9002082032115224242F81F0F917C2FEBEABABBBAFEFFAFBABEAFBBFFFFFFF088846F96D4416D64AB30000000000000080F5AADD6EB55AADD6E1BBDDEE3738FCD44A6A05A85D004400038000000000304000FC584000D640400B8800404000023080000002588000002090401287F7FDDFD5FDC08278798591212F8C910A73FFC2B0F041E4A010F8C0000000000015BF5DDF9C000000000000B36C92F9087DFCF8A0205050216001024D4980924C08150027F0091F2FEAFAABAABFF002008102C35FF870E7FEF7FE7C5F5EF7BC28A28A2FBA800500000000CA94A3DC3;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h308A40080488A2A52002400083FFFFFFFFFF97FDE20000240008000009000210000100122000409000410900080F0FCE0FFC07FFFE1FFFF381FFFEEFFFF8F9C048090120244008002013E2400F890100407EF400000211002C289500A0A0814A428ABF0000000000000008012250814488016144A80505048A521455F8000000000000004824884204BFFCDF0103E1E289048940A2412252FFBBBBAAFAEFFAFFBFEBE8802008503C508245200420490B3C2490487FCE00210010800008000047FBF200401000200800043FFFFFFFBF7EFDC7F6FFDB83FD7F3FD7F0894802002010011F304FFFDF3FFBE7FF097FFFFFFFFC100010480824040040000020015FFE;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h583FCB07F924C890132248A084102084108404047FFFFC202023C006F905010541294A482A0010082A00067104A97F8FFFC9F03FE47D07FFE5F55FFDDFFFDFF5D7FDFDFE48A9291915DFEFF7FC22128828894441D443FFFFFFFFFFF2ACEAB5DEFE8013EA554FF9F53AE77CEECCCAAECC3100C402C00B088088120106CC36F8E42657265AAD532D5A4A5294000000055540055015050410444514000144100000000C6318C63188000003FC1F5B29E8E4D897555692D51451B5CC3B717732552FDB6DBB8FDAFC804CC7D7666EBC6D9712CA578AB22A8A72366CABC9C5E137A421BF1CC6318CE772DDCDA92DDA503F989F2C3A7358CC198CC8956CFA64DCBAC0EF;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h9EB4BCD56CD5D0B0A3CA9977FFE99326BB7367AA4406271380C11450420848057F1F6E6CDDF777BDD6E9FFD332BAFFB85EF6AFDE339C5B7D416DB7DB5C7158CAAABDDD6D67DCBCEB691AE6173F00033B33B265665645EAEA92496CB65B776F9B70EFCE8298CC8000003133313BBE0446A6AAD8CE2B6F37ADD5C6719AE8EEBBB749BD49B76A8014DD6476174DC9BB753E068585D3726EDD4001A15B60BA6E4DDAA83C1982CD9959ADBDB945769D764DC6F7B757599EF7BF7779DB5EFDDDE70001000044A82A82402DBC02DBB7DE26AABBDE680422AABBB7ADBB75915BEEDDBAC8E56BBB76AB4BBAC82D63B76ACDDAAC8A12CB124963AFABFEABEAEAAAEAABEEEE;
// synopsys translate_on

// Location: M9K_X5_Y26_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00040000404442004440144400620244002000001110000901891800000008002000000000416244000000000044004400000000000000000000000003FFFFFFFFFFFF87FFFFFF848BF848BFFFFFFFFFFE00006FFFF6E0006E0006FFFF6FFFF6FFFF600007FFFFFFFFFE00006FFFF610416FF016FF016FF016C8CF6FF016FF016FF016FFFF6FFFF6C0016C0816C0016848F6FFFF600004002600A111040000000AA001FC03FC003DD03DD00DD00DD0D5C0FFF0DDFCD570FFFCDDF000FC005F5CFD5756BAF40003355FFFBEBAFAA6EAAAAABFFF557C0FFC03C0003C01575CFC3FE8FFA837A80F5400015003355FF001B5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h729C015C030000D7F1C0000B001AF402C00F54D5540F55ABDD6AC0F7F8395555715700F0C003F1B40C0F0000002A000001555144551044F2287AA8A9104550F7F8A11032A0504405540156A85555555801555D555D555D55575557555755555555555555555555555555540002AAABFFFD59A95996AAAAB9AAA6C295555542B156B156AC553801554CE803FFFDD576B96AB9AEABFEAAABFFFE96C3A6C3FC01CFFF13315A33F8003802A80008608602955555429556A55555415502B32AB32AB322AAAA2222AA315A322232A8035556BFC2AF60BAAB850014B2A802B856E12EAE800000000152C384B02B01FFD77F757F555555DF55FFF5555555742AA15F55F5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h55F5557D5557F57FF57D557555D5555575D7F5FFF5FFD5FFF5FFF557D557D5FFF557D55555D5755755FFF5FFF5FFF5D575FFF5FFF55D75DD75D775F575FFF5D7F575F5D775FD75D5D5FFF400015556AAABFFFEAAC2B002ABFC0002F003FFAC00000000000005400FC00A83F55555FEB2A8002800000FAABFFCEAA803ABFAA8D5C03FFCF77C1570DFF0DDF2B016AAF2B002B002AAAAB002B002AC0EAC0EABFEAABEB002ABFC000000000000FFFC000000000002AC0100FD1556AABEAAABFC0C00000003EAA8D55CFFDCD99FFFC000000003FAB3AFC2AAAD50000002AAB2AAA8000C0002AAFCD554FFFCD99943A80EA813A80EA813ABFAA943ABEAA80EAAAAABAA;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hA813ABFAAB555FFFFF999CFF00FFF0FC3003C0FFF1557955E155541541FFF6D554B5555554D55CFFDCD99F56ACFFF0C0C00003FFF155515541555415415554555415555554D55CFFDCD99D5555FFFDFD5557FF7CC3C33DFD55FFFCC00C0FC37F0FC00F7303CCC37C33C0C157F7FFF7FFF7FFD73F300F73FFF7FFF433030A00CF0FF373C3030DC33C30C0DDFD55FFF5F555FFFCC003CF0C00C00C003FFC0F3C30003CFC0F03F3F03F3FCFFD57F557F557D7FFF70F03CFC00C0300C0C003C003C0E30003FFF3CF000F03C3F3ACC35730C034000023FFAA2006600F04066000F0088C028C088F288C223BA2380C3C00000000EF0280C20FC3F1026C03F1C03C0200;
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hCA22F289BBAE5FAAD7FAE63F84A535B882AAC6C8F5609A0436103DAEAB62BBAF41917B22FE4EED340D0BBDF817D4A15A84626139DBA08B71222B3675FE59BBB95374EBFCB724EFCBB5A73D66F956595A21E997F31E087FF20FFFF9FF821FFC83FFFE7FE087FF20FFFF9FF821FFC83FFFE7FFFF07FC107E00037FF7BFF7C78B779EB22AAAE0576AB04FFFFC590F40E76AAB07396CB7839CAAAC1CE516125659D9D602E323222200023677677677677455455455447CD4480C898911D159A032222446444488D557D175AD940B230681C89E4D7512C89E00080C028AF8C97558BFCADDEAA6C838FCEF3575F7C0838C9752DE62A3388B240F284449DBB94555210A;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h4706190ACA8938025606B209593A86F647378DEB323BD7D8505210A43AAAABA10785D023CAF614F6604D6F20E577402120F23CBEC29ECC09ADE51CAEE804201E4795F853D9026B79072BBA01120F6A89320E72396DFEC29EC826B79072BBA03100F239EDFEC29E757402107C72C4440CAAAA0C951CA9F6DAB8F056A56756EAA531FEB40657906DC8CD9A146C9C9FFFFFFFC13640735CD05044BCD827CD219F094B6CE02D6B5EDEDD749CBADE3CC14F77ACD62E9D5A72D52B36AEBCCDBDFADC95FFF6C17A5C739FFED8275775EF73FD2DDD0599623E083094B788C0C1084E660848C04059D15133823385A05B1183C1C6D88C1E0638919991999BA2722CDD4504;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h4BF66908F84A5B6EDCEE65EDFB6DAFB9F58EEFDF7EEE76DCAB855BBA7777755483782753528B048070D6C32801BF5FBD6ABEBD6A935EB55CF7AD5CDD6AA1F7AD54775800000007960BBF80613974077DB6860CDA6BB5543232A3D2F00000000D15159D9E601242C04A52F50ABA889275EBA8BDAE4E8A29EEE44800AF7C45E8F850A11555D080884B6DFE88FD870237CBADBD8F5DA28A5754DC7A65165CB84650A1AD824AABA0481202404B4A494B32374A4DB65AF4FAAAF5ACF5A6635D49295745D48252BA8D9AA68DA0481202404B632555D02409012025A4F74753F036EA7F24A4AD2F9BAADF793B53EA0E635D6E94A55D17504A5752357A0481202404892A;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hAE8160580B016D0D7D2C06E91B70EAFECD265715E6E97372252B5514AD27FEA7D42D7D4B131D6E9D5B815DE8BA907574240545502A2D9999A91119AA233359D8B39108B7627BDA7395ED394BBB666F28834EF95B6DFAFA55DD58C66C83FADAAB82ABF8FEFCCBFBEBF9FBF55D62125D5C3541345180E536615AB3575B2A8A74491652EE828D97E44B5954B35C7CF7D6BCF64FBBD4FBFFFFDB9D755D8BAAFAA262AACA93DBFBC4DCC57356B7BAB5DDB674B4FA7DA67B41E8EEB7DFDEEBAEAA4ABAF6ED074AB6FC53F65DEDBE5DA6EE73BAF56B249175826000004F05F0C00020E0000000607C33806D3B6F56BC2FACD8ED8D5DEFFDB5040402000C820096006402;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hFE0BF200F20B3C03C02FC00FF303680C340003F43D77FFACC3B0300F70C3F403CC0003F43D77FF30030000C30F540C0000C30C0003540C3F03ACCFB03FC034C30C3C0157FF540CF0004C02237DBEDF6FB7D88801FC827F209FC82FF84821FF000000000000000B3F6CB3F6CBFF6CBFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFF89FFFF87FFFB7FFFB7FFF87FF087FF7F7FF087FFFFFFFE0FFFFFFFFFFFFFE0FFF007FF027FF0079FFFF9F80FFFFFFFF80FFF007FF7F7FF417FF7F7FF417FF007FFC1FFFE0FFFFFFFFFFFFFE0FFF007FF7F7FF4179F0079F083024E8D3A30C083020E8D38EE03376DFFF75555777F52CA023;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h585B0B5163635B270019E35EDD9C1B0DD1A8471D6E76DCE67652BA34A49BC7641E4E861ADCEDB8B376E3376E26CA5746949378EC81C9D0C35B9DB7113652BB25A34FB251A524FF7D039387BBA0F3BE31AAA81CEF8C8651946AAA073BE2C88E627E111CC57F111CE57E4E9D2E9524D2A49A5493FA800752EC914106DA3555729AABAD555536AAA602A057BBCEDB59E070DBBB76AEEF35EAD55D3AF56AA4D7AB555B5EEBD5AA9BAB58C1D7AB5535EAD5CDAAAAFAC36E1B6E1673DDB8400777540E8281681647CF0CF3E3AAB35E3C7DDC99E4AC6318C7FFE00003FFFFFFFFFAAAC821B25CC159A97B1C64B2B39FB04336270352D6975B95AB656AAD76F60E6A9A3C;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFB1A5FEBD2EBCB576FBB58961B1B6259AD64B5FE448AC6356977EC460F06C1E0DA44AEEDAF6F6472783936C8E470727BAE57B31C30B8D1793F7BA570000000013C208E3011C6276922C06A5A6DB42108AAADB6842195556AB6ABDB68AC5FF94AE37F69BEF5BED57D5F33779BBBFDDB7D3ABC2EFC9B6FBED38F76D5D05972E5D155A9EEF6B94FFE66DFE66F7FD3DEDFEABD36DCBAEDC9BA0C9323AF88323AFA58FF3D4191D7CD7F5ED39299DBED607EE8D07785CB3F562FCEFFB18C6318C610672FB5C1F93BD1D1653C426BF0F0AB93F926475F106477F4FCE7A8323AFB5FD7B4AA672FB5707E5CB39CE718C6339CE718C2585EF5EF5FF23FDF5558969A12120A;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hACF32CE48D256AAD56A656DED965557776C462F011B6231F818E09444448E262702024CFC6CCCD0111233337485336BDF653FFFFFFFEAB5555555555CC30E2491F304B2E5CCEECEDD3AD5FBEBF63912A3807E7F9FE7F9FE7F9FE7F9FE7F9FE7F9BBBB3333333BBBBBB3333333FFFD5557FFFD4B7AA6DA6DB684E0B20509C1642FC1BAEF5A449207718338D0B55DB7D5F82A3C8854676EAD555555355704C060984C1301BBF4E298531826F900DC017045C0177B775CF3560581602C05AD520227C1831E17072113123C5FCDA2C4920CEC80C7BA16C695DCA75D807DE14AD64B2D309C88584E442643BC5EE1C342434326E9D0DECECA642AAA855550AAA9AB92B;
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 .lut_mask = 16'hF4A4;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// ((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout  & (((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// \cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~10_combout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 .lut_mask = 16'hACF0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
fiftyfivenm_lcell_comb \data_out~14 (
// Equation(s):
// \data_out~14_combout  = (\addr[15]~input_o  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~21_combout ) # ((\data_out~3_combout )))) # (!\addr[15]~input_o  & (((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout  & 
// !\data_out~3_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[5]~11_combout ),
	.datac(\addr[15]~input_o ),
	.datad(\data_out~3_combout ),
	.cin(gnd),
	.combout(\data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~14 .lut_mask = 16'hF0AC;
defparam \data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
fiftyfivenm_lcell_comb \data_out~15 (
// Equation(s):
// \data_out~15_combout  = (\data_out~3_combout  & ((\data_out~14_combout  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~23_combout ))) # (!\data_out~14_combout  & (\boot_rom_inst|altsyncram_component|auto_generated|q_a [5])))) # 
// (!\data_out~3_combout  & (((\data_out~14_combout ))))

	.dataa(\data_out~3_combout ),
	.datab(\boot_rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\data_out~14_combout ),
	.cin(gnd),
	.combout(\data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~15 .lut_mask = 16'hF588;
defparam \data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFEA3C003C2AC300F028F00335C3DABF0FC0003D40FD573B0C3C00C335CCCD7FC300003D40FD5708C000003FFC35FFC0003FF0000035FFC0003B0C3C000C037FC300001D75F5FFCF0033001FCFE7F3F9FCFE7F7FFFF83FFE0FFF83FFC47FE0000000000000C001B3F6CB3F6CBFF6CBFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFF00000003FC77BFC77BFC77BFC77BFCFFBFCFFBFCFFBFC403FC5F3FC5F3FC5F3FC5F3FCFFBFC80BFCFF860000607F0007F3FC7F3FCFFBFCFFBFCC1BFCFFBFCC1BFCFFBFC7E3FC5F3FC5F3FC5F3FC5F3FCFFBFCFFBFCC1860FF86010200001020042952A142952B762166699999BBBBBBB3E98A04E;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hB38670E6D8C8CB9700300001271A303C95309C74E569C789D7283C8DD6D095B6352F38E9CAD38F60912619321AE507B9BADA12B6C6A5E71D395A71EAD7283E2F2A5E62E66EB684418D4B942231A95DA54CCC6A576D8C531742231A95DB727B5B798CF6B47884F29478FBF7F32EB6ADD6D4BADA002AAADADB04C5757864446A522325111248888821081E75BD0566C9923ECD9B66672F9F9368D7CFC9B0BE7E4DAF165F3F23727E46A4BE7E46EF9F91B7FFFB58B9A9F9A9FD2666A7FFF33369BF372572573932E32E5E6719E98B1267C4B2B9BDEFDE0000000000000007FFFE8093924D0D42DF0D5B562830CFCD0A99B08E2B41F1C5B7DF0CD9BEDA5D3FE0860F;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hD867C3373E7CED365832E7F16A6A9FC79DB76EB40755345E95A8780910892211249BEC1FC11D950AC560432A150AC8C223A78D44421ACD76A34594AC0000002D5D16AEB2D5D6BDB7ECD6E53E1248000022284900000445E2EE26249028B33DA95F17BBFBDF9FC13C4F7AEB7990E82E1D725817700557598F7EA5C431380000631F8D7D11D6187EF1A7EF1A7CCE9F82223AEC7A99E870EF21E79ED1DF79ED1FC2D666F3CF60E8B30F8F1A57338C616FE8B2F394A6B64C6067E18421084210C15DCE3185BDB6AFE5C9DC47C36308229C33CF3DA3BEF3DA392A4CDE79EC1C2CC3E1A95DCE31616F5A8E739CE739CC6318C638000E60E60E69020AA366B604B4B4C2;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h36DAC7BF09F418E3175951C238E111333C80C4604EE4062B037601444491AEAEB46469415A4445100032222695A44C5000C9FFFFFFFFFECFFFFFFFD5188E1816426218081402E6E7A10006340C5B000258046318C6318C6318C6318C6318C6318AAAAAAAAAAA2222222222222AAAAAAA800003B63349241B6A6E09B154DC136ADC12A775544951260832A90B445BC3ADA1558042AB468C9555552A5549188D2311A46231E198D35A6A4887E912646995A6469EAFE7D7F8CC0304C09817B197A8CBC4419CFBC80DADA59D44C23D21412F8413D984F7C73A6B3C7213ECF00C500FB643808321C041940643241424042406FDFFF863F88098C89319126322788489;
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h016F0000000000000001803A0000000044181BF99B4080DA8181AB5AF5E07FF7E3F78980FFFFFFFE2004000000F01E2F00780FAAAAAAAFBEBFEFEBEBEAFABBFBBEEFB000002180022800023E20000000000000000000000000000000006000000C01878C0406005805821400003800000000030000000580000002282EBAAC2A282C2FA32AFE2FFFA5AAFE2FD400021CAC7F5FD7D57D5C0009B9907122E2FC800149BFE6520FFA00ABFE8FC800000000000000000000C0000000000000001249A3CFDE69805C002E00480020D80801700003722000018F1002BEBBFFBEBBBE00000000000001800BBD4BBD42FFA800003C71C71C71D3D5A7ABFEFFF24635FDFE;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h608100000000000000000000000000000001800060024488912000992224481000000000000000000000000000000006000600000000000180000000000000C000000000000000000000000000000000407EF000FBFC107783C762DE1F1E00000000000120912091209120012240800083BC1E3B16F0F8F08000000000090489048904890800000000000D20E0FC1E608904890022412242BBBEABBEEAEBBEBFBBEBBC0000002FCC207C4227F8200000000000000006000100008000000000000000000002000001000000000000408102000000004000800008028000000000000003038000C30018600376800000000042BFE001F000F817BFC7FFC0200000;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h4000080001083761ECDD880000000000007F8FFF800003FC7FFCC0B6F17F8FFF80000003FC00007FFC03F4F0A4A000000008000004000000057D5DFDFFDF7F7F757DD75400000006EA0000000C5D6D27D27693800BAC000000000002ECAAA75EAAC01BFF556AAD55AAF57ECCCE4EE4CC221088048012010010000006C3F0FF01766776699E601E64790846055555500000055540055015050410444514000000000C6318C6318800000003FF1B61C6D3B086111FBF310413F1DF1632889E0160FA6CF0006500004748123A08F98B84D25A12008A08820BA322933BD7D3E9A5258F5EF7B5AF3B89CF000D9710119DBC9554EEFED6FA5F6FBA507A5FDFB718DDD0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hA5DDCDD867479D515D55F67D0A9F7EFD3F5DB52905DAC964B25D6596504B040EB3E0115BFB9EEE804F84664EA033336F7A859CF9CC633FEB5DFFFEBC7FF0782888F111FC16357ECFDBDDF633B74007E03E06FC07C0D52A2A5B6DFFDB7FEEE3774780FF453B882040813E3C3C999E004ED889FF738FFDCF3187B98C63D72275FE1A8D85EBFC0015F0FFA536F5875FE3FFC1880D3D41D7F0F000603B61B7AC3AFF1FC0078A5CFC7DEDB5B84DFFFDFE3AF5EF7BE2EE7DCF73C2CE173DEF8BB90001000154AAA82A40005400052EBBEA2236F99E005888F5EC0F5FC3FF170DAFF1FFAF5D36BFC729E1FF0B3B6BF8339E1FF1DBEFDB6DE7AFFEABBFEAABBFAEBBBFAA;
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hE38278E00B3EC799CC78FDE912B4A81A8898A8A1E7E030602DDA4B863EDE4CF30F82E83B8472B7F37CD8AE09DB0000000000C870D7A09604294CF2D29B0E86F49F0DA5261BB61A67066B819E7816581D9D65CEE11E087FF20FFFF9FF821FFC83FFFE7FE087FF20FFFF9FF821FFC83FFFE7FFFF07FC107C0003F009F809D3A73F4E601999C136CC712F020478030356D10712B68A01895A440C4AD306490730300E0960A7AEEEEEECD32232232232232232232295244CD2A4888A449119C89333395266672A59B410E183C9406909205A5E1012501A5ECCD2A59A696855231B61A602D85820476ADA014303823BB82E17F800AE30262C0785912DB931430CE73B;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hCF927026F18CB9191E4E61053CBB1D6D77A22586ABBD9C03015AD694B33333BDB1B1DBBBCE00C16C003CA78EF6476DBD963BBCE0182D800794F0DEC8EDB7B2C7779C0305B001E53C37B23B6EDB63E6368811EBBD0020182D841E53C37B23B6EDB63BBD0020182D4476DBDB180F800043888F13F0FFBD7E032967CE5EFCCBE617AF360CF4BB2CE071238CEB2E5E37FFFFFFE54C60973C47C70A04C630B658426D2F58C09CE70E3DCFF67AF7CE04E52BE0E019A1C666B9C5ACA0CACEA0810E925FDCC164FF536A5B982C8306D823FA009C4C7C65919E6386D2F508408108442208088000199111630C63131132031580BB9018AC0DD9808880888AC890C3C43C31;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hA071B2C613697AE2A6F7F7BFFDB6FEB5F51FFDD39BFCE1EEA275108FBC44E440B500D7BF092C92D993CE1AA126EB14F3C9B473C8C279E4DABE791393C8C4BE79139F100000000056155C80E870340F2749541601040046D4D5BB5DF00000062515159D9E815B4D086F6E17A0F0E0DB1E79878517238208A699212681195830312212C7EC6004261DB6837410400DE6A73F019127B2CB1E1FC8846184DAF0C418227C276E38EC1300C018072E0D8BEED16FFCD9E8CF8DE43B9ADB933F24ECBF0934F659CB8E7EF8219B8C1300C0180709B71C760980600C03931931CB49EB396916D7BEBC68E6F88DA33E373B3F24E7D2FC24D3D93971C9F8D8C1300C01801DB8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hE3B00C1302605C94A7876934F9A216C1F85BF9F2C934ADB0F6EF8777BEB4467C6EC4A4E1DF64E7D9F9DF24269EDBC71DB73373B99B9D99888999800332225D99D81980710BE739CE72D6A528F70BE6955F2C4F2B1F59C94707073BB6DD8F868F5998B03433F8D8A014F77F6B1C6D15101055144444F48F4DEF5F03CEFF20E91F31608F49775F2AA73FCA7FAC44EF4A04EDF99E32A366668091CD1B6C8A9EC404222ED8470CD98613F2318FBFACC3CC4020D0690052034198904909DF64F96AEFB6480CFA0E16A04D1C6387F015E4002367CEE7C03C2380000FB03DC7F00021F6000000A8553714B7F0E144FDB8FAB956970CD463F7030101000F46008E01CD03;
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004080000000000000000022000000000000000000800800000000000008000000000002000000200200000000000020000000000000000000000000000000000008185000000040A0040A00000000001FFFF9FFFF9FFFF9FFFF9E0009E0009FFFF9FFFF80000000001FFFF9FFFF910419FF019FF019FF019C88F9FF019FF019FF019FFFF9FFFF9C0019C0819C0019840F9FFFF9FFFF8002800001010000000000003C001C0000C000C000F400F40D7C0FFC0F7FCD770FFF0F7C0000C005F77F9F75FAABD00033572EBAFAABEAAA6EB9EF55755FC0000000000000D5F77F83FBFFEF83FE80F5C000170033572B002AD;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hC3EC035C000000D5F1C0000BD00AD402C000FCD59400FD8AF1EF00DDE40F95F5717C000F003C306FF400000000000000014455551145107C083AF4A8441504DDE4A8003EA8451005540156A55555555501555D555D555D55575557555755555555555400015555555400000002AAAAA801599559955556B9AFA6C2A5555502B156B156AF013BF1554FE8015555D776B9AAB9AEA802AAAAA802A6C3A6C2A803FFB313B158B038003802A80008608602955555429556A55555415502B38AB38ABFFD5557FFFD58B158B3FFF2A803555EFAB3F8608FFF84AA85AEA802E152E12EABEAAAAAAAA854B384B2BC01FFD5D5D55555FF55DFD555D5FDF5FFF402A15555F5;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h555555FF7555F5FFF5FFF55FF57FF5557575D5FFF5FFF5FFF57FD5FFF5FFF5FFF55FF555555555FFF57FD5FFF5FFF5FFF57FD5FFF5FFD557D57DD555757FD577F57FD5D575F5D555557FD400015556AAABFFFEAB02B002AC0000030002AAB0000000000000111033302223FD5557FEACAAAB28000000FFEAA83AA803A80EA83FC03FF0DDFCD57CDFFCF7C2B002AAAEB002B002ABFAB016B016B002ABFAAC02AAC2B002AAA84004C00C800BAAAB000115540002AC003FA80003FFFEAAA8000000000002AAA8F57CFF7CF67EAAB0000140000FC3F002AAA800070002AAAFAAA800000002AAA8F554FFFCF6640EA803A803A803A813AAAAA803A83EABFAAAAAA8EA;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hA813AAAAAB557FFFFF667F5CC0FFF0F0C000C03FF155F955E1555455515556F554B5555554D55CFFDCE66DFFF4FFF000000000000155515541555455515554555415555554F57CFF7CF67D55557FFD7D5557FFCCC00AC17D557FFCC00C00FFCC0C002BF30C2B0FCC3002BD57F7FFD7FFF7FD57033C30DDFFD57FD43CC00A003304DCDCC2C003C0CC2F703D7D55FF5555557FFCC403FCFC000000003FFC0FC030003C003C03C03C3F3FFCFD57D557D55557FFD73303F0000003000033003003C0C0F003C3C3F3F0C3C33C03B0C35C30C03400008FFFC288199C0FF0199C00FC02FC0CC802FFC0280BF3C0ABF30000000000EFC30CC1FF03F003F003F0C3000002;
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N20
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12 .lut_mask = 16'hF4A4;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N6
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & 
// ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout  & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout 
// )))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~12_combout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13 .lut_mask = 16'hF588;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N15
fiftyfivenm_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .listen_to_nsleep_signal = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N24
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hE5E0;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N10
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~24_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hF588;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N0
fiftyfivenm_lcell_comb \data_out~16 (
// Equation(s):
// \data_out~16_combout  = (\data_out~3_combout  & (((\addr[15]~input_o )))) # (!\data_out~3_combout  & ((\addr[15]~input_o  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~25_combout ))) # (!\addr[15]~input_o  & 
// (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[6]~13_combout ),
	.datab(\data_out~3_combout ),
	.datac(\addr[15]~input_o ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cin(gnd),
	.combout(\data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~16 .lut_mask = 16'hF2C2;
defparam \data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[6]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N18
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hE5E0;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N4
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~26_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hDDA0;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N30
fiftyfivenm_lcell_comb \data_out~17 (
// Equation(s):
// \data_out~17_combout  = (\data_out~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~27_combout ) # (!\data_out~3_combout )))) # (!\data_out~16_combout  & (\boot_rom_inst|altsyncram_component|auto_generated|q_a [6] & 
// ((\data_out~3_combout ))))

	.dataa(\data_out~16_combout ),
	.datab(\boot_rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\data_out~3_combout ),
	.cin(gnd),
	.combout(\data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~17 .lut_mask = 16'hE4AA;
defparam \data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .listen_to_nsleep_signal = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode511w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode515w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode501w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode504w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode491w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode481w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode482w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  & 
// !\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hCCB8;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hBBC0;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00CB0000000045180524D4408214410A294C4404C4B632256C6454A50A1B0000000064640000000191119353530B6190C9859355555553414010130000000355555544A8A544C4946C4946D5100401008030000A00028140A05028140B028140A054C86150B0AC028056D2400000000000000000000000000000240002424000000000902400000090240000020906C1929886A1A21AA08A24C6CD8C9919544954A4C01329B006CA6401B544000000000001115888AA60000000000009000004D0000134CB6365B1B362001B2056CD88006C815B0204C0C81930031435434040200815000094C14442A442A50055294A428A28A28A28005000000000A94A0001;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h964B200C04A8A2A520024000804809012026D0053A800034000B60000D0002CA0001401231805090805109100A80005B0513404890001216D0891200244B0B6848090120245008402A1122400489616D280005B00402C90028289500A0A0D94A428A85B00000000000000DA00016414648014144A80505064A5214542D800000000000006424884204802689000121B20000006C800000193555531104D5004745441080300A50265B03259805906949A526954A8053402CA01650000A8000500402802016C0100B6805489122448912245254A952D80201402016494C02C02016014998501369826D304D89012024048458001B4C0DA606C0000000362C0013;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h298265304C800090120264B0A61430A6148000005294A400000360000C8000006D294A6C03601B0003600000000C8000006696C03201B000326A0A81A2A00E8A023A2A2048AD294915128944A62212882889446C84428945128A2519500000085500000000055000004028CCCCCECCCC04101000000000000000000000080000F980F9807F81FF842B18C2055555555555500000055540055015050410400000000C6318C63188001FFFFFFF5241C2912846111A28310412D1160532CCCD0140F248600440400043C01B1E08D98B02D23802009E08821E21078202B6B0D901A11EF39CEF2B19CD46400FDB50100828000410AD8FB676FB72705A09B373189130;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h21C9515043C698101C016E690006CD9B2C7FFF1181D8EC763B1C71C710630400A1A019536E9AAA802F84646FF9333247EE53546BDEF7BFF33FBFFF6679E0787888F111FC3CB3D28DB2D07C0BB64006C12C16D82582D5AB2A7FFFB7FFFFFFA372474430012B882040813E3E3E999A044AFCC97F7BCFFFEF1087FBDEF3FF327ECA2AC8816D9400412899B98018036C82400076A00600DB2090001DB24410C41B6513FF807F5C247D692D2840EE78EE1B71EE78A1AF79EE78A1AF0739E286BDFFFFFFFFFE81FA9F48ADFC8ADF9860DA222623D3EF7CC8FED80B6C8266CD09B651332B3426D947AC5133E68A6D947B851336DBEFDB6DE70555551555540004441450;
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004010004000064000000000000000040040100000100101010000100000100040400000400040040404004000000000000000000000000000000000000000000008185000000040A0040A0000000000000000FFFF0FFFF0FFFF0FFFF0FFFF0FFFF000000000000000000000FFFF010410FFFF0FF830FFFF0C88F0FFFF0FF830FFFF0C0070C0070FFFF0E0830FFFF0840F0FFFF000000000000014100000000000001C003C0000C000C00030003003C303F003FCC3FCC3FC03F00000C01DCFABBFFF7BEAD0003FD72FBABBEAEEA6AAAABD7D755F40000000000000D78FAB83FAB7FEC3EF8035C00037003FD73BC03AB;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h01EC035C000000357300001BC00AD40000000355540002A2C33000D5E400FF5D73C000000003C015500000000000000001554444445104FEA84F0089411140D5E488413C29144405540556A55555555501555D555D555D555755575557555555555557FFFD55555557FFFC0003E9BEA801599559955556B9AFA6C2A9555402B156B156A8FD3C0D414EA8015555D776B9AEB9AEA803FFFEA803A6C3A6C2A803133313315A3338003802A80008608602955555429556A85555415802B32AB32AA8015556ABFD5A315A32A802A803557EE02C0860860386FFE12EA802E14AE12EA83FFFFFFFFE14B384B3E80155557F55FFF5FFD5DDD5FF55FDF5FFF40021555555;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h555555FF755555F555555555555555555555555555FFF5555555555555555555555D755555555555555555555555555555555555555555555555555555555555555555555555555555555400015556AAABFFFEAC02AC02B00000000003FFC00000000000004004C00C800BFF555FFFFF2AAB28014000003FFC0EA80EA803A800300FC03FCC3FC037C03F02B00EAAAAB016B002AC0EB002B002B002AAAAB002AB02B002AAA8111033302223AAAAF00400010002BC03EAABFFFC0002AAA8000000000002AAA83FF03FF03FF2AAAFFF00000000000002AAAF00000002AAA8EAA800000002AAA83FFC3FFC3FFFFAA803A813A803A813ABFAA83EA803AAAAAAAAA83A;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hA813AAAAABFFF3FFF3FFF35C300000000000C00FC155E155E1555455515554B554B5555554D55CFFDCD99D55540000000000000001554155415554555155541554155555543FF03FF03FF155555555555555540CFC0A3D55555554C00C00000C0C0028330C28F00C30028155555555555555570F33C03D555555543CC000003F0C3C3FC3000000FC30F0015555555555555554D5030000000000003FFC03C0302830003C0300003F3F00015555555555555557C300F000000300033000F00330E0F00303C000F303003C03B0C0F00CC3D400002FF30028266C03F0266C003C08CC0FF008CF0000233B0000030000000000000383C23003C3000003C3C3000233;
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode142w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hA1806861092C8F088471BCFB12FCF81A888889A1A56030246CD89E867FCF7CFF0794B83F9C66F7D3F4F1BC397F2B5EA57B9DC870852036340964F0B3B90785FCCF0967620E6E16E7924E849E301410108BC74EE01E087FF20FFFF9FF821FFC83FFFE7FE087FF20FFFF9FF821FFC83FFFE7FFFF07FC107C0003E829F029D3A73F4E601999812284612FFFFC39064234910611A4CB2308D2441846928D4D8D30300C09E1A7ACCCCCCCD666666666666666666666B12CCCD625999AC4BBB35896666B52CCCD6A512821A1268B414D7968535EB112C0535EAAB62512E968570330412402CC5A62236692014303023B982B357840A6102608068CB13FB9B0810CA52B;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h4A12F024A084BB8B1AEE600714B98BC977A22414BBBD9A07034A56B5A2222397B3B1C9BBCC01C16C0028E686F4472597967BBCD0382D80051CD0DE88E4B2F2CF77981705B001473437A2392E7B67E3169888FBBC0010382D801473437A2392C7B67BB80010382D4472597B3C5BC44446888F16D8DEFDEE0239EF4E77FCCBE31FBDB61DDDFF6CE0A167A4CB0A5EA7FFFFFFEC4C609738C3431A1CC613B2D8CE6DAFF840DCE70C7DCFF6DAFFCC1C6F2FE3E449E14F24E9CFBCE3DF8BA1873E929FB5F0C47FF34A56BE18860C38E76A009CCC346CB19EE186DAFF08408108442208333BBBA22AAAE108611631320305818D90182C08680800080002589047CC3470;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hA1F196C6736D7FE7FFFFF7FFFFFFFFBFFF9DDDBF19DCE3FCB25D988FF800A000A08097FF1B6DB249F7CE1BB36EFF1CF7EDA477ECCAFBF6D09EFD9397ECD49EFD9B1F18000000007C1356C1E870342E1E495482010400467C7D1209D000000625D9D95153035B4D1827667380F0E4DB1CED859E3CA38209E7D9A36EC73B50F4752A164D44620E272FFFCF7470C284ECA72F03133F18611E0FC88601048AF08010327C25DE78E4B12C4588B72E8B0EEE516FFC79E88D8FC45B969B911E7CDDBF1F1C72CBDB8EFF78239B84B12C4588B708EF3C725094228453933F338A69EFF14D459396B668E7AC8DA2363F311E3CC3B6FC7C71C93B71CBFCD84A1284508A3779;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hE392C4A114229CBCEE8329B5F8E20C81D86DFFD289B4EDB4ECE5877F96B4446C7E4CEDA0BE7CC3B9F8CF3CE38E4BC71C977333FB999D110001110002AAAAB3221011117309A5294A5294A5ACFF0BE7BDDF28151B1FF99967070D111DD88FCECE4999F8345BE9D9E404F7FF6D982550551150454555F69F65EFDF01C7BFA0ED1D33708B497FDD4AA6334A67FC5CEECE1CEFE99E77EE66668119DD9BEF8B8EC444227EC9CF39C94B13F2339FFAB6C6DC48A2D06904D20341B8814128CB25AD6ABAF6480DFE1E7331CF1CE79FE215610845A54A66D03CA360000003FC3FB3008132000000E87D3D146FF1E766FCB8FAF1F79F0CFCE7B7010303000E03008E01C503;
// synopsys translate_on

// Location: M9K_X73_Y17_N0
fiftyfivenm_ram_block \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cart_rom_inst|altsyncram_component|auto_generated|rden_decode|w_anode165w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "dr_mario.hex";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "cart_rom:cart_rom_inst|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'hF00F02330000C0CF003C00CD5CCD88C35C000357CCFFC3FFC0000030F033D4C0C0000357CC3FC00C000000003CF35C000000C00000F0000003B0C00000C3D4C0C00003D55CF000F003C000006C361B0D86C00001FC827F209FC82000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FC003FC233FC033FC003FC003FC773FC003FC003FC403FC5F3FC5F3FC003FC003FC003FC0000000000000007F3FC003FC003FC7F3FC413FC7F3FC413FC003FC003FC403FC5F3FC5F3FC003FC003FC7F3FC4100000000A142C58B162850A142C58B16354184441111111111111098404C;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hF30E61E7D9D9C297003001213F08313C0400B8E0E349C31B85283C9FD6D895B4212F71C1C69386618306183010A507B3FADB12B68425EE3838D270CA85283E0A081C60ACFEB6C441084BD7332108ECF5CCC8423B3C8C23096222108ECF76394B588476B45984729459B972FF3EB6EFD6DDFADB000000AA9904C55478D0002AC80104000248888823881375690D6FD9F67EC58B6667AFBFDB6857DFEDB2BEFF6DAF1E5F7FB372FF62B4BEFF66EFBFD9B6FFFB78F9A979A97D0466A5FFF3336935252552551A3463468C5408E4912223C412B9BDEFDE0000000000000006AAAA828B900D0DC2FB3D5776286146C5046520063B43B1CDB2DF2CD996DE0C3DE08E1F;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hF84ECE767639ED245022ADB93E3EB6F79C944A34064136509D80580988C53118ADBEC99CC73D9C8E070043391C8E00A225070946208ACD77A7E6DCC40000002D7C96BEA2D7D4BDB7EC94A53136D80000222CDB00000445E7FE676DB0283335B98F0202F35F89C33CCC5FFF398968743C7659355020FB49873EEFCC35302040E31F9DFC73E312F8B12F8B12F8C4BD86667ACC3B99C4A066A5F78ED7DF78ED7F46B446F3C763E4330D8D265772A8C06D48B2E31C6DA6CE61C7F2CC6318C631C15DCAA101B5A52F61C27C47C26798239CFBEF1DAFBEF1DAFB6A08DE78EC7D0CC361595DCAA1406D538C6318C6318C6318C638084C60C60C698E0881E6220CA4A482;
defparam \cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h369AA7BE00FC38E71F4973CE78E222000C80C16063640603021A013333B1200013131B475222232222000004B52D4C422199FFFFFFFFFFEFFFFFFFFFBA861816CEE210081C1AE6E7E1040E241C538002780739CE739CE739CE739CE739CE739CE222222222222222222222222AAAAAAAAAAAABECEEDB6476FBDC78E0F7B8F1C7DC06E76F0CC0000E0C77BB06CCB6C1BB01578202AF4DFA9555550A554B118962312C4620E7B89712E25887CB13EC4FB53EC4FFB56DFFFCC4B1284508A7D993A95B4C29CCE9980DADA7BFC4CA1D21412F8C13798CB36DBBEF3C7633FDD008501BF643809321C049B51683443404040406FFF7ECE6F808B9D9973B32E766798681;
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N28
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14 .lut_mask = 16'hAEA4;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N22
fiftyfivenm_lcell_comb \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15 (
// Equation(s):
// \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & 
// (\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (!\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout  & ((\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout 
// ))))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\cart_rom_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~14_combout ),
	.cin(gnd),
	.combout(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15 .lut_mask = 16'hAFC0;
defparam \cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode451w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode449w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode461w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode434w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N8
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// ((\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hADA8;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode3|w_anode471w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode|w_anode471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data_in[7]~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_okf1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N2
fiftyfivenm_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (!\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux2|_~28_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hF858;
defparam \ram_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
fiftyfivenm_lcell_comb \data_out~18 (
// Equation(s):
// \data_out~18_combout  = (\data_out~3_combout  & (((\addr[15]~input_o )))) # (!\data_out~3_combout  & ((\addr[15]~input_o  & ((\ram_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))) # (!\addr[15]~input_o  & 
// (\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ))))

	.dataa(\cart_rom_inst|altsyncram_component|auto_generated|mux2|result_node[7]~15_combout ),
	.datab(\data_out~3_combout ),
	.datac(\addr[15]~input_o ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~18 .lut_mask = 16'hF2C2;
defparam \data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N26
fiftyfivenm_lcell_comb \data_out~19 (
// Equation(s):
// \data_out~19_combout  = (\data_out~3_combout  & ((\data_out~18_combout  & (\ram_inst|altsyncram_component|auto_generated|mux2|_~31_combout )) # (!\data_out~18_combout  & ((\boot_rom_inst|altsyncram_component|auto_generated|q_a [7]))))) # 
// (!\data_out~3_combout  & (((\data_out~18_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datab(\data_out~3_combout ),
	.datac(\boot_rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\data_out~18_combout ),
	.cin(gnd),
	.combout(\data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_out~19 .lut_mask = 16'hBBC0;
defparam \data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign data_out[0] = \data_out[0]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[7] = \data_out[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
