{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463073656558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463073656562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 14:20:56 2016 " "Processing started: Thu May 12 14:20:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463073656562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073656562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SintetizadorFrec -c SintetizadorFrec " "Command: quartus_map --read_settings_files=on --write_settings_files=off SintetizadorFrec -c SintetizadorFrec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073656562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1463073656819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/tb_sintetizadorfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/tb_sintetizadorfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_SintetizadorFrec-arc_tb_sintetizadorFrec " "Found design unit 1: tb_SintetizadorFrec-arc_tb_sintetizadorFrec" {  } { { "testbench/tb_SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/testbench/tb_SintetizadorFrec.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666301 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_sintetizadorFrec " "Found entity 1: tb_sintetizadorFrec" {  } { { "testbench/tb_SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/testbench/tb_SintetizadorFrec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073666301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/sintetizadorfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/sintetizadorfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SintetizadorFrec-arc_SintetizadorFrec " "Found design unit 1: SintetizadorFrec-arc_SintetizadorFrec" {  } { { "rtl_src/SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666302 ""} { "Info" "ISGN_ENTITY_NAME" "1 SintetizadorFrec " "Found entity 1: SintetizadorFrec" {  } { { "rtl_src/SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073666302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/divisorfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/divisorfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorFrec-arc_DivisorFrec " "Found design unit 1: DivisorFrec-arc_DivisorFrec" {  } { { "rtl_src/DivisorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666303 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrec " "Found entity 1: DivisorFrec" {  } { { "rtl_src/DivisorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/DivisorFrec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073666303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco7Seg-arc_ssa_Deco7Seg " "Found design unit 1: Deco7Seg-arc_ssa_Deco7Seg" {  } { { "rtl_src/Deco7Seg.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/Deco7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666304 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco7Seg " "Found entity 1: Deco7Seg" {  } { { "rtl_src/Deco7Seg.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/Deco7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073666304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_src/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_src/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-arc_registro " "Found design unit 1: registro-arc_registro" {  } { { "rtl_src/registro.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666305 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "rtl_src/registro.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463073666305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073666305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SintetizadorFrec " "Elaborating entity \"SintetizadorFrec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463073666333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:sicronizadores " "Elaborating entity \"registro\" for hierarchy \"registro:sicronizadores\"" {  } { { "rtl_src/SintetizadorFrec.vhd" "sicronizadores" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463073666335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrec DivisorFrec:divisor " "Elaborating entity \"DivisorFrec\" for hierarchy \"DivisorFrec:divisor\"" {  } { { "rtl_src/SintetizadorFrec.vhd" "divisor" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463073666336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco7Seg Deco7Seg:SieteSeg1 " "Elaborating entity \"Deco7Seg\" for hierarchy \"Deco7Seg:SieteSeg1\"" {  } { { "rtl_src/SintetizadorFrec.vhd" "SieteSeg1" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463073666338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "siete_seg0\[2\] GND " "Pin \"siete_seg0\[2\]\" is stuck at GND" {  } { { "rtl_src/SintetizadorFrec.vhd" "" { Text "C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrec/rtl_src/SintetizadorFrec.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1463073666936 "|SintetizadorFrec|siete_seg0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1463073666936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1463073667052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1463073667664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463073667664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1463073667734 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1463073667734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1463073667734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1463073667734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463073667744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 14:21:07 2016 " "Processing ended: Thu May 12 14:21:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463073667744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463073667744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463073667744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463073667744 ""}
