# UART
This project implements UART communication modules in Verilog, including transmitter and receiver with start, data, parity, and stop bit handling.
