#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 20 15:15:18 2024
# Process ID: 12448
# Current directory: C:/Universitet/3. Reliable System/DVA494/Lab4/Step1/Step1.runs/synth_1
# Command line: vivado.exe -log wrapper_push_led.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper_push_led.tcl
# Log file: C:/Universitet/3. Reliable System/DVA494/Lab4/Step1/Step1.runs/synth_1/wrapper_push_led.vds
# Journal file: C:/Universitet/3. Reliable System/DVA494/Lab4/Step1/Step1.runs/synth_1\vivado.jou
# Running On: XXSnipezXX, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 14877 MB
#-----------------------------------------------------------
source wrapper_push_led.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 455.578 ; gain = 184.434
Command: synth_design -top wrapper_push_led -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.410 ; gain = 439.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper_push_led' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/wrapper_push_led.vhd:19]
WARNING: [Synth 8-614] signal 's_counter' is read in the process but is not in the sensitivity list [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/wrapper_push_led.vhd:40]
INFO: [Synth 8-3491] module 'push_led' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/push_led.vhd:14' bound to instance 'i_push_led' of component 'push_led' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/wrapper_push_led.vhd:51]
INFO: [Synth 8-638] synthesizing module 'push_led' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/push_led.vhd:22]
INFO: [Synth 8-3491] module 'key_debouncer' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/key_debouncer.vhd:6' bound to instance 'i_key_debouncer' of component 'key_debouncer' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/push_led.vhd:38]
INFO: [Synth 8-638] synthesizing module 'key_debouncer' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/key_debouncer.vhd:14]
	Parameter G_DIVISION bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/clock_divider.vhd:13' bound to instance 'i_slowed_clock' of component 'clock_divider' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/key_debouncer.vhd:47]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/clock_divider.vhd:21]
	Parameter G_DIVISION bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/clock_divider.vhd:21]
INFO: [Synth 8-3491] module 'dff_slow' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/dff_slow.vhd:6' bound to instance 'debounce0' of component 'dff_slow' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/key_debouncer.vhd:54]
INFO: [Synth 8-638] synthesizing module 'dff_slow' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/dff_slow.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dff_slow' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/dff_slow.vhd:14]
INFO: [Synth 8-3491] module 'dff_slow' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/dff_slow.vhd:6' bound to instance 'debounce1' of component 'dff_slow' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/key_debouncer.vhd:61]
INFO: [Synth 8-3491] module 'dff_slow' declared at 'C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/dff_slow.vhd:6' bound to instance 'debounce2' of component 'dff_slow' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/key_debouncer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'key_debouncer' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/key_debouncer.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'push_led' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/push_led.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'wrapper_push_led' (0#1) [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/wrapper_push_led.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.227 ; gain = 546.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1394.227 ; gain = 546.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1394.227 ; gain = 546.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1394.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/basys3.xdc]
Finished Parsing XDC File [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_push_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_push_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1445.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 's_counter_reg' [C:/Universitet/3. Reliable System/DVA494/Lab4/Push_Led/Push_Led/wrapper_push_led.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |    17|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     2|
|7     |LUT5   |     3|
|8     |LUT6   |     1|
|9     |FDCE   |    16|
|10    |FDRE   |     6|
|11    |LD     |    21|
|12    |IBUF   |     2|
|13    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1445.281 ; gain = 546.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1445.281 ; gain = 597.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 21 instances

Synth Design complete | Checksum: 497fd03b
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1445.281 ; gain = 989.703
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Universitet/3. Reliable System/DVA494/Lab4/Step1/Step1.runs/synth_1/wrapper_push_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_push_led_utilization_synth.rpt -pb wrapper_push_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 15:15:58 2024...
