#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12c75ea60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12c75bc00 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x12c76f800_0 .net "active", 0 0, v0x12c76db90_0;  1 drivers
v0x12c76f8b0_0 .var "clk", 0 0;
v0x12c76f940_0 .var "clk_enable", 0 0;
v0x12c76f9d0_0 .net "data_address", 31 0, L_0x12c7731e0;  1 drivers
v0x12c76fa60_0 .net "data_read", 0 0, L_0x12c771e20;  1 drivers
v0x12c76fb30_0 .var "data_readdata", 31 0;
v0x12c76fbc0_0 .net "data_write", 0 0, L_0x12c771db0;  1 drivers
v0x12c76fc70_0 .net "data_writedata", 31 0, L_0x12c772b90;  1 drivers
v0x12c76fd20_0 .net "instr_address", 31 0, L_0x12c774080;  1 drivers
v0x12c76fe50_0 .var "instr_readdata", 31 0;
v0x12c76fee0_0 .net "register_v0", 31 0, L_0x12c772b20;  1 drivers
v0x12c76ffb0_0 .var "reset", 0 0;
S_0x12c743830 .scope module, "dut" "mips_cpu_harvard" 3 59, 4 1 0, S_0x12c75bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12c771db0 .functor BUFZ 1, L_0x12c771940, C4<0>, C4<0>, C4<0>;
L_0x12c771e20 .functor BUFZ 1, L_0x12c7718a0, C4<0>, C4<0>, C4<0>;
L_0x12c772510 .functor BUFZ 1, L_0x12c771770, C4<0>, C4<0>, C4<0>;
L_0x12c772b90 .functor BUFZ 32, L_0x12c772a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c772d20 .functor BUFZ 32, L_0x12c772780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c7731e0 .functor BUFZ 32, v0x12c769940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c7739e0 .functor OR 1, L_0x12c773680, L_0x12c773900, C4<0>, C4<0>;
L_0x12c773bb0 .functor AND 1, L_0x12c773c80, L_0x12c773f60, C4<1>, C4<1>;
L_0x12c774080 .functor BUFZ 32, v0x12c76b630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c76cd70_0 .net *"_ivl_11", 4 0, L_0x12c772110;  1 drivers
v0x12c76ce00_0 .net *"_ivl_13", 4 0, L_0x12c7721b0;  1 drivers
L_0x130078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c76ce90_0 .net/2u *"_ivl_26", 15 0, L_0x130078208;  1 drivers
v0x12c76cf20_0 .net *"_ivl_29", 15 0, L_0x12c772dd0;  1 drivers
L_0x130078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c76cfb0_0 .net/2u *"_ivl_36", 31 0, L_0x130078298;  1 drivers
v0x12c76d060_0 .net *"_ivl_40", 31 0, L_0x12c773530;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c76d110_0 .net *"_ivl_43", 25 0, L_0x1300782e0;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12c76d1c0_0 .net/2u *"_ivl_44", 31 0, L_0x130078328;  1 drivers
v0x12c76d270_0 .net *"_ivl_46", 0 0, L_0x12c773680;  1 drivers
v0x12c76d380_0 .net *"_ivl_48", 31 0, L_0x12c773760;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c76d420_0 .net *"_ivl_51", 25 0, L_0x130078370;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c76d4d0_0 .net/2u *"_ivl_52", 31 0, L_0x1300783b8;  1 drivers
v0x12c76d580_0 .net *"_ivl_54", 0 0, L_0x12c773900;  1 drivers
v0x12c76d620_0 .net *"_ivl_58", 31 0, L_0x12c773b10;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c76d6d0_0 .net *"_ivl_61", 25 0, L_0x130078400;  1 drivers
L_0x130078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c76d780_0 .net/2u *"_ivl_62", 31 0, L_0x130078448;  1 drivers
v0x12c76d830_0 .net *"_ivl_64", 0 0, L_0x12c773c80;  1 drivers
v0x12c76d9c0_0 .net *"_ivl_67", 5 0, L_0x12c773d20;  1 drivers
L_0x130078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12c76da50_0 .net/2u *"_ivl_68", 5 0, L_0x130078490;  1 drivers
v0x12c76daf0_0 .net *"_ivl_70", 0 0, L_0x12c773f60;  1 drivers
v0x12c76db90_0 .var "active", 0 0;
v0x12c76dc30_0 .net "alu_control_out", 3 0, v0x12c769d90_0;  1 drivers
v0x12c76dd10_0 .net "alu_fcode", 5 0, L_0x12c772c40;  1 drivers
v0x12c76dda0_0 .net "alu_op", 1 0, L_0x12c771c10;  1 drivers
v0x12c76de30_0 .net "alu_op1", 31 0, L_0x12c772d20;  1 drivers
v0x12c76dec0_0 .net "alu_op2", 31 0, L_0x12c773060;  1 drivers
v0x12c76df50_0 .net "alu_out", 31 0, v0x12c769940_0;  1 drivers
v0x12c76e000_0 .net "alu_src", 0 0, L_0x12c771590;  1 drivers
v0x12c76e0b0_0 .net "alu_z_flag", 0 0, L_0x12c7732d0;  1 drivers
v0x12c76e160_0 .net "branch", 0 0, L_0x12c7719f0;  1 drivers
v0x12c76e210_0 .net "clk", 0 0, v0x12c76f8b0_0;  1 drivers
v0x12c76e2e0_0 .net "clk_enable", 0 0, v0x12c76f940_0;  1 drivers
v0x12c76e370_0 .net "curr_addr", 31 0, v0x12c76b630_0;  1 drivers
v0x12c76d8e0_0 .net "curr_addr_p4", 31 0, L_0x12c7733f0;  1 drivers
v0x12c76e600_0 .net "data_address", 31 0, L_0x12c7731e0;  alias, 1 drivers
v0x12c76e690_0 .net "data_read", 0 0, L_0x12c771e20;  alias, 1 drivers
v0x12c76e720_0 .net "data_readdata", 31 0, v0x12c76fb30_0;  1 drivers
v0x12c76e7b0_0 .net "data_write", 0 0, L_0x12c771db0;  alias, 1 drivers
v0x12c76e840_0 .net "data_writedata", 31 0, L_0x12c772b90;  alias, 1 drivers
v0x12c76e8d0_0 .net "instr_address", 31 0, L_0x12c774080;  alias, 1 drivers
v0x12c76e980_0 .net "instr_opcode", 5 0, L_0x12c770d80;  1 drivers
v0x12c76ea40_0 .net "instr_readdata", 31 0, v0x12c76fe50_0;  1 drivers
v0x12c76eae0_0 .net "j_type", 0 0, L_0x12c7739e0;  1 drivers
v0x12c76eb80_0 .net "jr_type", 0 0, L_0x12c773bb0;  1 drivers
v0x12c76ec20_0 .net "mem_read", 0 0, L_0x12c7718a0;  1 drivers
v0x12c76ecd0_0 .net "mem_to_reg", 0 0, L_0x12c7716c0;  1 drivers
v0x12c76ed80_0 .net "mem_write", 0 0, L_0x12c771940;  1 drivers
v0x12c76ee30_0 .var "next_instr_addr", 31 0;
v0x12c76eee0_0 .net "offset", 31 0, L_0x12c772fc0;  1 drivers
v0x12c76ef70_0 .net "reg_a_read_data", 31 0, L_0x12c772780;  1 drivers
v0x12c76f020_0 .net "reg_a_read_index", 4 0, L_0x12c771ed0;  1 drivers
v0x12c76f0d0_0 .net "reg_b_read_data", 31 0, L_0x12c772a30;  1 drivers
v0x12c76f180_0 .net "reg_b_read_index", 4 0, L_0x12c771fb0;  1 drivers
v0x12c76f230_0 .net "reg_dst", 0 0, L_0x12c7714a0;  1 drivers
v0x12c76f2e0_0 .net "reg_write", 0 0, L_0x12c771770;  1 drivers
v0x12c76f390_0 .net "reg_write_data", 31 0, L_0x12c772370;  1 drivers
v0x12c76f440_0 .net "reg_write_enable", 0 0, L_0x12c772510;  1 drivers
v0x12c76f4f0_0 .net "reg_write_index", 4 0, L_0x12c772250;  1 drivers
v0x12c76f5a0_0 .net "register_v0", 31 0, L_0x12c772b20;  alias, 1 drivers
v0x12c76f650_0 .net "reset", 0 0, v0x12c76ffb0_0;  1 drivers
E_0x12c7336d0/0 .event edge, v0x12c76ab20_0, v0x12c769a30_0, v0x12c76d8e0_0, v0x12c76eee0_0;
E_0x12c7336d0/1 .event edge, v0x12c76eae0_0, v0x12c76ea40_0, v0x12c76eb80_0, v0x12c76c170_0;
E_0x12c7336d0 .event/or E_0x12c7336d0/0, E_0x12c7336d0/1;
L_0x12c770d80 .part v0x12c76fe50_0, 26, 6;
L_0x12c771ed0 .part v0x12c76fe50_0, 21, 5;
L_0x12c771fb0 .part v0x12c76fe50_0, 16, 5;
L_0x12c772110 .part v0x12c76fe50_0, 11, 5;
L_0x12c7721b0 .part v0x12c76fe50_0, 16, 5;
L_0x12c772250 .functor MUXZ 5, L_0x12c7721b0, L_0x12c772110, L_0x12c7714a0, C4<>;
L_0x12c772370 .functor MUXZ 32, v0x12c769940_0, v0x12c76fb30_0, L_0x12c7716c0, C4<>;
L_0x12c772c40 .part v0x12c76fe50_0, 0, 6;
L_0x12c772dd0 .part v0x12c76fe50_0, 0, 16;
L_0x12c772fc0 .concat [ 16 16 0 0], L_0x12c772dd0, L_0x130078208;
L_0x12c773060 .functor MUXZ 32, L_0x12c772a30, L_0x12c772fc0, L_0x12c771590, C4<>;
L_0x12c7733f0 .arith/sum 32, v0x12c76b630_0, L_0x130078298;
L_0x12c773530 .concat [ 6 26 0 0], L_0x12c770d80, L_0x1300782e0;
L_0x12c773680 .cmp/eq 32, L_0x12c773530, L_0x130078328;
L_0x12c773760 .concat [ 6 26 0 0], L_0x12c770d80, L_0x130078370;
L_0x12c773900 .cmp/eq 32, L_0x12c773760, L_0x1300783b8;
L_0x12c773b10 .concat [ 6 26 0 0], L_0x12c770d80, L_0x130078400;
L_0x12c773c80 .cmp/eq 32, L_0x12c773b10, L_0x130078448;
L_0x12c773d20 .part v0x12c76fe50_0, 0, 6;
L_0x12c773f60 .cmp/ne 6, L_0x12c773d20, L_0x130078490;
S_0x12c743190 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x12c743830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x130078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c7109e0_0 .net/2u *"_ivl_0", 31 0, L_0x130078250;  1 drivers
v0x12c769720_0 .net "control", 3 0, v0x12c769d90_0;  alias, 1 drivers
v0x12c7697d0_0 .net "op1", 31 0, L_0x12c772d20;  alias, 1 drivers
v0x12c769890_0 .net "op2", 31 0, L_0x12c773060;  alias, 1 drivers
v0x12c769940_0 .var "result", 31 0;
v0x12c769a30_0 .net "z_flag", 0 0, L_0x12c7732d0;  alias, 1 drivers
E_0x12c757e40 .event edge, v0x12c769890_0, v0x12c7697d0_0, v0x12c769720_0;
L_0x12c7732d0 .cmp/eq 32, v0x12c769940_0, L_0x130078250;
S_0x12c769b50 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x12c743830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12c769d90_0 .var "alu_control_out", 3 0;
v0x12c769e50_0 .net "alu_fcode", 5 0, L_0x12c772c40;  alias, 1 drivers
v0x12c769ef0_0 .net "alu_opcode", 1 0, L_0x12c771c10;  alias, 1 drivers
E_0x12c769d60 .event edge, v0x12c769ef0_0, v0x12c769e50_0;
S_0x12c76a000 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x12c743830;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12c7714a0 .functor BUFZ 1, L_0x12c770fd0, C4<0>, C4<0>, C4<0>;
L_0x12c771590 .functor OR 1, L_0x12c7710f0, L_0x12c771250, C4<0>, C4<0>;
L_0x12c7716c0 .functor BUFZ 1, L_0x12c7710f0, C4<0>, C4<0>, C4<0>;
L_0x12c771770 .functor OR 1, L_0x12c770fd0, L_0x12c7710f0, C4<0>, C4<0>;
L_0x12c7718a0 .functor BUFZ 1, L_0x12c7710f0, C4<0>, C4<0>, C4<0>;
L_0x12c771940 .functor BUFZ 1, L_0x12c771250, C4<0>, C4<0>, C4<0>;
L_0x12c7719f0 .functor BUFZ 1, L_0x12c771390, C4<0>, C4<0>, C4<0>;
L_0x12c771b20 .functor BUFZ 1, L_0x12c770fd0, C4<0>, C4<0>, C4<0>;
L_0x12c771cb0 .functor BUFZ 1, L_0x12c771390, C4<0>, C4<0>, C4<0>;
v0x12c76a300_0 .net *"_ivl_0", 31 0, L_0x12c770ea0;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12c76a3b0_0 .net/2u *"_ivl_12", 5 0, L_0x1300780e8;  1 drivers
L_0x130078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12c76a460_0 .net/2u *"_ivl_16", 5 0, L_0x130078130;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c76a520_0 .net *"_ivl_3", 25 0, L_0x130078010;  1 drivers
v0x12c76a5d0_0 .net *"_ivl_37", 0 0, L_0x12c771b20;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c76a6c0_0 .net/2u *"_ivl_4", 31 0, L_0x130078058;  1 drivers
v0x12c76a770_0 .net *"_ivl_42", 0 0, L_0x12c771cb0;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12c76a820_0 .net/2u *"_ivl_8", 5 0, L_0x1300780a0;  1 drivers
v0x12c76a8d0_0 .net "alu_op", 1 0, L_0x12c771c10;  alias, 1 drivers
v0x12c76aa00_0 .net "alu_src", 0 0, L_0x12c771590;  alias, 1 drivers
v0x12c76aa90_0 .net "beq", 0 0, L_0x12c771390;  1 drivers
v0x12c76ab20_0 .net "branch", 0 0, L_0x12c7719f0;  alias, 1 drivers
v0x12c76abb0_0 .net "instr_opcode", 5 0, L_0x12c770d80;  alias, 1 drivers
v0x12c76ac40_0 .var "jump", 0 0;
v0x12c76acd0_0 .net "lw", 0 0, L_0x12c7710f0;  1 drivers
v0x12c76ad70_0 .net "mem_read", 0 0, L_0x12c7718a0;  alias, 1 drivers
v0x12c76ae10_0 .net "mem_to_reg", 0 0, L_0x12c7716c0;  alias, 1 drivers
v0x12c76afb0_0 .net "mem_write", 0 0, L_0x12c771940;  alias, 1 drivers
v0x12c76b050_0 .net "r_format", 0 0, L_0x12c770fd0;  1 drivers
v0x12c76b0f0_0 .net "reg_dst", 0 0, L_0x12c7714a0;  alias, 1 drivers
v0x12c76b190_0 .net "reg_write", 0 0, L_0x12c771770;  alias, 1 drivers
v0x12c76b230_0 .net "sw", 0 0, L_0x12c771250;  1 drivers
L_0x12c770ea0 .concat [ 6 26 0 0], L_0x12c770d80, L_0x130078010;
L_0x12c770fd0 .cmp/eq 32, L_0x12c770ea0, L_0x130078058;
L_0x12c7710f0 .cmp/eq 6, L_0x12c770d80, L_0x1300780a0;
L_0x12c771250 .cmp/eq 6, L_0x12c770d80, L_0x1300780e8;
L_0x12c771390 .cmp/eq 6, L_0x12c770d80, L_0x130078130;
L_0x12c771c10 .concat8 [ 1 1 0 0], L_0x12c771cb0, L_0x12c771b20;
S_0x12c76b3c0 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x12c743830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12c76b580_0 .net "clk", 0 0, v0x12c76f8b0_0;  alias, 1 drivers
v0x12c76b630_0 .var "curr_addr", 31 0;
v0x12c76b6e0_0 .net "next_addr", 31 0, v0x12c76ee30_0;  1 drivers
v0x12c76b7a0_0 .net "reset", 0 0, v0x12c76ffb0_0;  alias, 1 drivers
E_0x12c76b530 .event posedge, v0x12c76b580_0;
S_0x12c76b8a0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x12c743830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12c772780 .functor BUFZ 32, L_0x12c7725c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c772a30 .functor BUFZ 32, L_0x12c772870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c76c560_2 .array/port v0x12c76c560, 2;
L_0x12c772b20 .functor BUFZ 32, v0x12c76c560_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c76bc10_0 .net *"_ivl_0", 31 0, L_0x12c7725c0;  1 drivers
v0x12c76bcb0_0 .net *"_ivl_10", 6 0, L_0x12c772910;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c76bd50_0 .net *"_ivl_13", 1 0, L_0x1300781c0;  1 drivers
v0x12c76be00_0 .net *"_ivl_2", 6 0, L_0x12c772660;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c76beb0_0 .net *"_ivl_5", 1 0, L_0x130078178;  1 drivers
v0x12c76bfa0_0 .net *"_ivl_8", 31 0, L_0x12c772870;  1 drivers
v0x12c76c050_0 .net "r_clk", 0 0, v0x12c76f8b0_0;  alias, 1 drivers
v0x12c76c0e0_0 .net "r_clk_enable", 0 0, v0x12c76f940_0;  alias, 1 drivers
v0x12c76c170_0 .net "read_data1", 31 0, L_0x12c772780;  alias, 1 drivers
v0x12c76c2a0_0 .net "read_data2", 31 0, L_0x12c772a30;  alias, 1 drivers
v0x12c76c350_0 .net "read_reg1", 4 0, L_0x12c771ed0;  alias, 1 drivers
v0x12c76c400_0 .net "read_reg2", 4 0, L_0x12c771fb0;  alias, 1 drivers
v0x12c76c4b0_0 .net "register_v0", 31 0, L_0x12c772b20;  alias, 1 drivers
v0x12c76c560 .array "registers", 0 31, 31 0;
v0x12c76c900_0 .net "reset", 0 0, v0x12c76ffb0_0;  alias, 1 drivers
v0x12c76c9b0_0 .net "write_control", 0 0, L_0x12c772510;  alias, 1 drivers
v0x12c76ca40_0 .net "write_data", 31 0, L_0x12c772370;  alias, 1 drivers
v0x12c76cbd0_0 .net "write_reg", 4 0, L_0x12c772250;  alias, 1 drivers
L_0x12c7725c0 .array/port v0x12c76c560, L_0x12c772660;
L_0x12c772660 .concat [ 5 2 0 0], L_0x12c771ed0, L_0x130078178;
L_0x12c772870 .array/port v0x12c76c560, L_0x12c772910;
L_0x12c772910 .concat [ 5 2 0 0], L_0x12c771fb0, L_0x1300781c0;
S_0x12c755980 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12c774220 .functor BUFZ 32, L_0x12c774180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c770070_0 .net *"_ivl_0", 31 0, L_0x12c774180;  1 drivers
o0x130041db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c770110_0 .net "clk", 0 0, o0x130041db0;  0 drivers
o0x130041de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c7701b0_0 .net "data_address", 31 0, o0x130041de0;  0 drivers
o0x130041e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c770250_0 .net "data_read", 0 0, o0x130041e10;  0 drivers
v0x12c7702f0_0 .net "data_readdata", 31 0, L_0x12c774220;  1 drivers
o0x130041e70 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c7703e0_0 .net "data_write", 0 0, o0x130041e70;  0 drivers
o0x130041ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c770480_0 .net "data_writedata", 31 0, o0x130041ea0;  0 drivers
v0x12c770530_0 .var/i "i", 31 0;
v0x12c7705e0 .array "ram", 0 65535, 31 0;
E_0x12c770040 .event posedge, v0x12c770110_0;
L_0x12c774180 .array/port v0x12c7705e0, o0x130041de0;
S_0x12c7464d0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12c744bc0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12c774410 .functor BUFZ 32, L_0x12c774290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c7709c0_0 .net *"_ivl_0", 31 0, L_0x12c774290;  1 drivers
v0x12c770a80_0 .net *"_ivl_3", 29 0, L_0x12c774330;  1 drivers
o0x1300420b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c770b20_0 .net "instr_address", 31 0, o0x1300420b0;  0 drivers
v0x12c770bc0_0 .net "instr_readdata", 31 0, L_0x12c774410;  1 drivers
v0x12c770c70 .array "memory1", 0 65535, 31 0;
L_0x12c774290 .array/port v0x12c770c70, L_0x12c774330;
L_0x12c774330 .part o0x1300420b0, 0, 30;
S_0x12c770770 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x12c7464d0;
 .timescale 0 0;
v0x12c770930_0 .var/i "i", 31 0;
    .scope S_0x12c76b8a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c76c560, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12c76b8a0;
T_1 ;
    %wait E_0x12c76b530;
    %load/vec4 v0x12c76c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12c76c0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12c76c9b0_0;
    %load/vec4 v0x12c76cbd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12c76ca40_0;
    %load/vec4 v0x12c76cbd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76c560, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12c769b50;
T_2 ;
    %wait E_0x12c769d60;
    %load/vec4 v0x12c769ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c769d90_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12c769ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12c769d90_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12c769ef0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12c769e50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c769d90_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12c769d90_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c769d90_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12c769d90_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12c769d90_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12c743190;
T_3 ;
    %wait E_0x12c757e40;
    %load/vec4 v0x12c769720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c769940_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12c7697d0_0;
    %load/vec4 v0x12c769890_0;
    %and;
    %assign/vec4 v0x12c769940_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12c7697d0_0;
    %load/vec4 v0x12c769890_0;
    %or;
    %assign/vec4 v0x12c769940_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12c7697d0_0;
    %load/vec4 v0x12c769890_0;
    %add;
    %assign/vec4 v0x12c769940_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12c7697d0_0;
    %load/vec4 v0x12c769890_0;
    %sub;
    %assign/vec4 v0x12c769940_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12c7697d0_0;
    %load/vec4 v0x12c769890_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12c769940_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12c7697d0_0;
    %load/vec4 v0x12c769890_0;
    %or;
    %inv;
    %assign/vec4 v0x12c769940_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12c76b3c0;
T_4 ;
    %wait E_0x12c76b530;
    %load/vec4 v0x12c76b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12c76b630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12c76b6e0_0;
    %assign/vec4 v0x12c76b630_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12c743830;
T_5 ;
    %wait E_0x12c7336d0;
    %load/vec4 v0x12c76e160_0;
    %load/vec4 v0x12c76e0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12c76d8e0_0;
    %load/vec4 v0x12c76eee0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c76ee30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12c76eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12c76d8e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12c76ea40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12c76ee30_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12c76eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12c76ef70_0;
    %store/vec4 v0x12c76ee30_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12c76d8e0_0;
    %store/vec4 v0x12c76ee30_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12c75bc00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c76f8b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12c76f8b0_0;
    %inv;
    %store/vec4 v0x12c76f8b0_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x12c75bc00;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c76f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c76ffb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x12c76fe50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12c76fb30_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 629342312, 0, 32;
    %store/vec4 v0x12c76fe50_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x12c76fe50_0, 0, 32;
    %delay 2, 0;
    %load/vec4 v0x12c76fc70_0;
    %cmpi/e 104, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000001, "expected output=104, got output=%d", v0x12c76fc70_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12c755980;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c770530_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12c770530_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c770530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7705e0, 0, 4;
    %load/vec4 v0x12c770530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c770530_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12c755980;
T_9 ;
    %wait E_0x12c770040;
    %load/vec4 v0x12c7703e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12c770480_0;
    %ix/getv 3, v0x12c7701b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c7705e0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12c7464d0;
T_10 ;
    %fork t_1, S_0x12c770770;
    %jmp t_0;
    .scope S_0x12c770770;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c770930_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12c770930_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12c770930_0;
    %store/vec4a v0x12c770c70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c770930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12c770930_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c770c70, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c770c70, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c770c70, 4, 0;
    %end;
    .scope S_0x12c7464d0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
