#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 20 16:14:02 2021
# Process ID: 18196
# Current directory: C:/Users/artem/.Xilinx/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18940 C:\Users\artem\.Xilinx\project_2\project_2.xpr
# Log file: C:/Users/artem/.Xilinx/project_2/vivado.log
# Journal file: C:/Users/artem/.Xilinx/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/artem/.Xilinx/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/artem/.Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cupdate_coexit
INFO: [Common 17-206] Exitset_property top lab_2_1 [current_fileset]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/artem/.Xilinx/project_2/project_2.srcs/constrs_1/new/lab_2_4_.xdc]
set_property is_enabled true [get_files  C:/Users/artem/.Xilinx/project_2/project_2.srcs/constrs_1/new/lab_2_1.xdc]
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Sep 20 16:15:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/artem/.Xilinx/project_2/project_2.runs/synth_1/runme.log
[Mon Sep 20 16:15:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/artem/.Xilinx/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1526.016 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1526.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1634.730 ; gain = 919.199
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 20 16:20:12 2021...
