// Seed: 2066852027
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output tri id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    input wor id_10,
    input tri1 id_11,
    input tri1 id_12
);
  wire id_14;
  wire id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wand id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_4,
      id_8,
      id_4,
      id_0,
      id_0,
      id_1,
      id_7,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
