#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13fe55080 .scope module, "cpu_relu_tb" "cpu_relu_tb" 2 3;
 .timescale -9 -12;
L_0x13fe91380 .functor BUFZ 32, v0x13fe8fda0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13fe91420 .functor BUFZ 32, v0x13fe90220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13fe914d0 .functor BUFZ 32, v0x13fe902b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13fe915a0 .functor BUFZ 32, v0x13fe90880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13fe91650 .functor BUFZ 32, v0x13fe90910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13fe90e10_0 .var "clk", 0 0;
v0x13fe90ea0_0 .net "cycle_count", 31 0, v0x13fe8f990_0;  1 drivers
v0x13fe90f40_0 .net "instr_count", 31 0, L_0x13fe91380;  1 drivers
v0x13fe90ff0_0 .net "mem_read_count", 31 0, L_0x13fe91420;  1 drivers
v0x13fe910a0_0 .net "mem_write_count", 31 0, L_0x13fe914d0;  1 drivers
v0x13fe91190_0 .var "reset", 0 0;
v0x13fe91220_0 .net "rf_read_count", 31 0, L_0x13fe915a0;  1 drivers
v0x13fe912d0_0 .net "rf_write_count", 31 0, L_0x13fe91650;  1 drivers
S_0x13fe54d30 .scope module, "uut" "cpu" 2 13, 3 1 0, S_0x13fe55080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x13fe589f0 .param/str "MEMFILE" 0 3 2, "test_mem/relu.mem";
L_0x1300885f8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x13fe95390 .functor AND 32, L_0x13fe95290, L_0x1300885f8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x13fe93170 .functor AND 1, v0x13fe86090_0, v0x13fe8f730_0, C4<1>, C4<1>;
L_0x13fe958f0 .functor AND 1, v0x13fe86140_0, L_0x13fe957d0, C4<1>, C4<1>;
L_0x13fe956e0 .functor AND 1, v0x13fe86140_0, L_0x13fe95960, C4<1>, C4<1>;
L_0x13fe95b00 .functor OR 1, L_0x13fe958f0, L_0x13fe956e0, C4<0>, C4<0>;
v0x13fe8e850_0 .net "ALUOp", 1 0, v0x13fe22250_0;  1 drivers
v0x13fe8e8e0_0 .net "ALUSrc", 0 0, v0x13fe85ff0_0;  1 drivers
v0x13fe8e9b0_0 .net "Branch", 0 0, v0x13fe86090_0;  1 drivers
v0x13fe8ea80_0 .net "Jump", 0 0, v0x13fe86140_0;  1 drivers
v0x13fe8eb10_0 .net "MemRead", 0 0, v0x13fe861e0_0;  1 drivers
v0x13fe8ec20_0 .net "MemWrite", 0 0, v0x13fe862c0_0;  1 drivers
v0x13fe8ecf0_0 .net "RegWrite", 0 0, v0x13fe86360_0;  1 drivers
L_0x1300885b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13fe8ed80_0 .net/2u *"_ivl_16", 31 0, L_0x1300885b0;  1 drivers
v0x13fe8ee10_0 .net *"_ivl_22", 31 0, L_0x13fe95290;  1 drivers
v0x13fe8ef20_0 .net/2u *"_ivl_24", 31 0, L_0x1300885f8;  1 drivers
L_0x130088640 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x13fe8efb0_0 .net/2u *"_ivl_36", 6 0, L_0x130088640;  1 drivers
v0x13fe8f040_0 .net *"_ivl_38", 0 0, L_0x13fe957d0;  1 drivers
L_0x130088688 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x13fe8f0d0_0 .net/2u *"_ivl_42", 6 0, L_0x130088688;  1 drivers
v0x13fe8f160_0 .net *"_ivl_44", 0 0, L_0x13fe95960;  1 drivers
v0x13fe8f200_0 .net *"_ivl_48", 0 0, L_0x13fe95b00;  1 drivers
v0x13fe8f2b0_0 .net *"_ivl_50", 31 0, L_0x13fe95c70;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x13fe8f360_0 .net/2u *"_ivl_6", 31 0, L_0x1300880a0;  1 drivers
v0x13fe8f4f0_0 .net "alu_ctrl_dotprod", 0 0, L_0x13fe92ce0;  1 drivers
v0x13fe8f580_0 .net "alu_ctrl_matmul", 0 0, L_0x13fe92b10;  1 drivers
v0x13fe8f610_0 .net "alu_ctrl_relu", 0 0, L_0x13fe92900;  1 drivers
v0x13fe8f6a0_0 .net "alu_result", 31 0, v0x13fe89350_0;  1 drivers
v0x13fe8f730_0 .var "branch_cond", 0 0;
v0x13fe8f7c0_0 .net "branch_taken", 0 0, L_0x13fe93170;  1 drivers
v0x13fe8f870_0 .net "branch_target", 31 0, L_0x13fe95110;  1 drivers
v0x13fe8f900_0 .net "clk", 0 0, v0x13fe90e10_0;  1 drivers
v0x13fe8f990_0 .var "cycle_count", 31 0;
v0x13fe8fa20_0 .net "eq", 0 0, L_0x13fe95400;  1 drivers
v0x13fe8fab0_0 .net "funct3", 2 0, L_0x13fe921c0;  1 drivers
v0x13fe8fb40_0 .net "funct7", 6 0, L_0x13fe923e0;  1 drivers
v0x13fe8fbd0_0 .net "halt", 0 0, L_0x13fe92480;  1 drivers
v0x13fe8fc60_0 .net "imm", 31 0, v0x13fe8e670_0;  1 drivers
v0x13fe8fd10_0 .net "instr", 31 0, L_0x13fe91a70;  1 drivers
v0x13fe8fda0_0 .var "instr_count", 31 0;
v0x13fe8f410_0 .net "jal", 0 0, L_0x13fe958f0;  1 drivers
v0x13fe90030_0 .net "jalr", 0 0, L_0x13fe956e0;  1 drivers
v0x13fe900c0_0 .net "jalr_target", 31 0, L_0x13fe95390;  1 drivers
v0x13fe90170_0 .net "mem_data", 31 0, L_0x13fe931f0;  1 drivers
v0x13fe90220_0 .var "mem_read_count", 31 0;
v0x13fe902b0_0 .var "mem_write_count", 31 0;
v0x13fe90350_0 .net "opcode", 6 0, L_0x13fe92120;  1 drivers
v0x13fe90410_0 .net "pc_out", 31 0, v0x13fe8d6a0_0;  1 drivers
v0x13fe904a0_0 .net "pc_plus4", 31 0, L_0x13fe95010;  1 drivers
v0x13fe90550_0 .net "rd", 4 0, L_0x13fe92520;  1 drivers
v0x13fe90630_0 .net "rd1", 31 0, L_0x13fe93790;  1 drivers
v0x13fe906d0_0 .net "rd2", 31 0, L_0x13fe93eb0;  1 drivers
v0x13fe90770_0 .net "reset", 0 0, v0x13fe91190_0;  1 drivers
v0x13fe90880_0 .var "rf_read_count", 31 0;
v0x13fe90910_0 .var "rf_write_count", 31 0;
v0x13fe909c0_0 .net "rs1", 4 0, L_0x13fe925c0;  1 drivers
v0x13fe90a60_0 .net "rs2", 4 0, L_0x13fe92660;  1 drivers
v0x13fe90b40_0 .net "slt", 0 0, L_0x13fe954a0;  1 drivers
v0x13fe90bd0_0 .net "sltu", 0 0, L_0x13fe95540;  1 drivers
v0x13fe90c60_0 .net "write_back_data", 31 0, L_0x13fe95d90;  1 drivers
v0x13fe90d40_0 .net "zero", 0 0, L_0x13fe940f0;  1 drivers
E_0x13fe25630 .event anyedge, v0x13fe86bd0_0, v0x13fe8fa20_0, v0x13fe90b40_0, v0x13fe90bd0_0;
L_0x13fe92120 .part L_0x13fe91a70, 0, 7;
L_0x13fe921c0 .part L_0x13fe91a70, 12, 3;
L_0x13fe923e0 .part L_0x13fe91a70, 25, 7;
L_0x13fe92480 .cmp/eq 32, L_0x13fe91a70, L_0x1300880a0;
L_0x13fe92520 .part L_0x13fe91a70, 7, 5;
L_0x13fe925c0 .part L_0x13fe91a70, 15, 5;
L_0x13fe92660 .part L_0x13fe91a70, 20, 5;
L_0x13fe95010 .arith/sum 32, v0x13fe8d6a0_0, L_0x1300885b0;
L_0x13fe95110 .arith/sum 32, v0x13fe8d6a0_0, v0x13fe8e670_0;
L_0x13fe95290 .arith/sum 32, L_0x13fe93790, v0x13fe8e670_0;
L_0x13fe95400 .cmp/eq 32, L_0x13fe93790, L_0x13fe93eb0;
L_0x13fe954a0 .cmp/gt.s 32, L_0x13fe93eb0, L_0x13fe93790;
L_0x13fe95540 .cmp/gt 32, L_0x13fe93eb0, L_0x13fe93790;
L_0x13fe957d0 .cmp/eq 7, L_0x13fe92120, L_0x130088640;
L_0x13fe95960 .cmp/eq 7, L_0x13fe92120, L_0x130088688;
L_0x13fe95c70 .functor MUXZ 32, v0x13fe89350_0, L_0x13fe931f0, v0x13fe861e0_0, C4<>;
L_0x13fe95d90 .functor MUXZ 32, L_0x13fe95c70, L_0x13fe95010, L_0x13fe95b00, C4<>;
S_0x13fe549e0 .scope module, "cu" "control_unit" 3 59, 4 1 0, S_0x13fe54d30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "alu_ctrl_relu";
    .port_info 11 /OUTPUT 1 "alu_ctrl_matmul";
    .port_info 12 /OUTPUT 1 "alu_ctrl_dotprod";
L_0x13fe92900 .functor AND 1, L_0x13fe92700, L_0x13fe92820, C4<1>, C4<1>;
L_0x13fe92b10 .functor AND 1, L_0x13fe92700, L_0x13fe92a30, C4<1>, C4<1>;
L_0x13fe92ce0 .functor AND 1, L_0x13fe92700, L_0x13fe92c00, C4<1>, C4<1>;
v0x13fe22250_0 .var "ALUOp", 1 0;
v0x13fe85ff0_0 .var "ALUSrc", 0 0;
v0x13fe86090_0 .var "Branch", 0 0;
v0x13fe86140_0 .var "Jump", 0 0;
v0x13fe861e0_0 .var "MemRead", 0 0;
v0x13fe862c0_0 .var "MemWrite", 0 0;
v0x13fe86360_0 .var "RegWrite", 0 0;
L_0x1300880e8 .functor BUFT 1, C4<0001011>, C4<0>, C4<0>, C4<0>;
v0x13fe86400_0 .net/2u *"_ivl_0", 6 0, L_0x1300880e8;  1 drivers
L_0x130088178 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13fe864b0_0 .net/2u *"_ivl_10", 2 0, L_0x130088178;  1 drivers
v0x13fe865c0_0 .net *"_ivl_12", 0 0, L_0x13fe92a30;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x13fe86660_0 .net/2u *"_ivl_16", 2 0, L_0x1300881c0;  1 drivers
v0x13fe86710_0 .net *"_ivl_18", 0 0, L_0x13fe92c00;  1 drivers
L_0x130088130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13fe867b0_0 .net/2u *"_ivl_4", 2 0, L_0x130088130;  1 drivers
v0x13fe86860_0 .net *"_ivl_6", 0 0, L_0x13fe92820;  1 drivers
v0x13fe86900_0 .net "alu_ctrl_dotprod", 0 0, L_0x13fe92ce0;  alias, 1 drivers
v0x13fe869a0_0 .net "alu_ctrl_matmul", 0 0, L_0x13fe92b10;  alias, 1 drivers
v0x13fe86a40_0 .net "alu_ctrl_relu", 0 0, L_0x13fe92900;  alias, 1 drivers
v0x13fe86bd0_0 .net "funct3", 2 0, L_0x13fe921c0;  alias, 1 drivers
v0x13fe86c60_0 .net "funct7", 6 0, L_0x13fe923e0;  alias, 1 drivers
v0x13fe86d00_0 .net "is_custom0", 0 0, L_0x13fe92700;  1 drivers
v0x13fe86da0_0 .net "opcode", 6 0, L_0x13fe92120;  alias, 1 drivers
E_0x13fe3f7b0 .event anyedge, v0x13fe86da0_0;
L_0x13fe92700 .cmp/eq 7, L_0x13fe92120, L_0x1300880e8;
L_0x13fe92820 .cmp/eq 3, L_0x13fe921c0, L_0x130088130;
L_0x13fe92a30 .cmp/eq 3, L_0x13fe921c0, L_0x130088178;
L_0x13fe92c00 .cmp/eq 3, L_0x13fe921c0, L_0x1300881c0;
S_0x13fe86f90 .scope module, "dmem" "data_mem" 3 83, 5 1 0, S_0x13fe54d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x13fe87190_0 .net *"_ivl_0", 31 0, L_0x13fe92e50;  1 drivers
v0x13fe87240_0 .net *"_ivl_3", 7 0, L_0x13fe92ef0;  1 drivers
v0x13fe872f0_0 .net *"_ivl_4", 9 0, L_0x13fe93030;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13fe873b0_0 .net *"_ivl_7", 1 0, L_0x130088208;  1 drivers
L_0x130088250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe87460_0 .net/2u *"_ivl_8", 31 0, L_0x130088250;  1 drivers
v0x13fe87550_0 .net "addr", 31 0, v0x13fe89350_0;  alias, 1 drivers
v0x13fe87600_0 .net "clk", 0 0, v0x13fe90e10_0;  alias, 1 drivers
v0x13fe876a0 .array "mem", 255 0, 31 0;
v0x13fe87740_0 .net "mem_read", 0 0, v0x13fe861e0_0;  alias, 1 drivers
v0x13fe87850_0 .net "mem_write", 0 0, v0x13fe862c0_0;  alias, 1 drivers
v0x13fe878e0_0 .net "read_data", 31 0, L_0x13fe931f0;  alias, 1 drivers
v0x13fe87970_0 .net "write_data", 31 0, L_0x13fe93eb0;  alias, 1 drivers
E_0x13fe7e560 .event posedge, v0x13fe87600_0;
L_0x13fe92e50 .array/port v0x13fe876a0, L_0x13fe93030;
L_0x13fe92ef0 .part v0x13fe89350_0, 2, 8;
L_0x13fe93030 .concat [ 8 2 0 0], L_0x13fe92ef0, L_0x130088208;
L_0x13fe931f0 .functor MUXZ 32, L_0x130088250, L_0x13fe92e50, v0x13fe861e0_0, C4<>;
S_0x13fe87a90 .scope module, "exec_unit" "execute" 3 93, 6 1 0, S_0x13fe54d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 1 "alu_ctrl_relu";
    .port_info 12 /INPUT 1 "alu_ctrl_matmul";
    .port_info 13 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 14 /INPUT 32 "wb_data";
    .port_info 15 /OUTPUT 32 "alu_result";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "rd1";
    .port_info 18 /OUTPUT 32 "rd2";
v0x13fe8b5f0_0 .net "alu_control", 3 0, v0x13fe898a0_0;  1 drivers
v0x13fe8b6e0_0 .net "alu_ctrl_dotprod", 0 0, L_0x13fe92ce0;  alias, 1 drivers
v0x13fe8b770_0 .net "alu_ctrl_matmul", 0 0, L_0x13fe92b10;  alias, 1 drivers
v0x13fe8b840_0 .net "alu_ctrl_relu", 0 0, L_0x13fe92900;  alias, 1 drivers
v0x13fe8b910_0 .net "alu_op", 1 0, v0x13fe22250_0;  alias, 1 drivers
v0x13fe8b9e0_0 .net "alu_result", 31 0, v0x13fe89350_0;  alias, 1 drivers
v0x13fe8bab0_0 .net "alu_src", 0 0, v0x13fe85ff0_0;  alias, 1 drivers
v0x13fe8bb40_0 .net "clk", 0 0, v0x13fe90e10_0;  alias, 1 drivers
v0x13fe8bc10_0 .net "funct3", 2 0, L_0x13fe921c0;  alias, 1 drivers
v0x13fe8bd20_0 .net "funct7", 6 0, L_0x13fe923e0;  alias, 1 drivers
v0x13fe8bdf0_0 .net "imm", 31 0, v0x13fe89d60_0;  1 drivers
v0x13fe8be80_0 .net "instr", 31 0, L_0x13fe91a70;  alias, 1 drivers
v0x13fe8bf10_0 .net "op2", 31 0, L_0x13fe93fd0;  1 drivers
v0x13fe8bfa0_0 .net "rd", 4 0, L_0x13fe92520;  alias, 1 drivers
v0x13fe8c030_0 .net "rd1", 31 0, L_0x13fe93790;  alias, 1 drivers
v0x13fe8c100_0 .net "rd2", 31 0, L_0x13fe93eb0;  alias, 1 drivers
v0x13fe8c1d0_0 .net "reset", 0 0, v0x13fe91190_0;  alias, 1 drivers
v0x13fe8c360_0 .net "rs1", 4 0, L_0x13fe925c0;  alias, 1 drivers
v0x13fe8c3f0_0 .net "rs2", 4 0, L_0x13fe92660;  alias, 1 drivers
v0x13fe8c480_0 .net "wb_data", 31 0, L_0x13fe95d90;  alias, 1 drivers
v0x13fe8c510_0 .net "we", 0 0, v0x13fe86360_0;  alias, 1 drivers
v0x13fe8c5a0_0 .net "zero", 0 0, L_0x13fe940f0;  alias, 1 drivers
L_0x13fe93fd0 .functor MUXZ 32, L_0x13fe93eb0, v0x13fe89d60_0, v0x13fe85ff0_0, C4<>;
S_0x13fe87ee0 .scope module, "alu_core" "alu" 6 55, 7 1 0, S_0x13fe87a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /INPUT 1 "alu_ctrl_relu";
    .port_info 4 /INPUT 1 "alu_ctrl_matmul";
    .port_info 5 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "zero";
L_0x130088520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13fe94270 .functor XNOR 1, L_0x13fe941d0, L_0x130088520, C4<0>, C4<0>;
L_0x13fe94f60 .functor BUFZ 32, L_0x13fe94e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe88230_0 .net/2u *"_ivl_0", 31 0, L_0x1300884d8;  1 drivers
L_0x130088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe882d0_0 .net/2u *"_ivl_10", 31 0, L_0x130088568;  1 drivers
v0x13fe88380_0 .net/s *"_ivl_22", 31 0, L_0x13fe94800;  1 drivers
v0x13fe88440_0 .net/s *"_ivl_24", 31 0, L_0x13fe94900;  1 drivers
v0x13fe884f0_0 .net/s *"_ivl_27", 31 0, L_0x13fe94a30;  1 drivers
v0x13fe885e0_0 .net/s *"_ivl_28", 31 0, L_0x13fe94b10;  1 drivers
v0x13fe88690_0 .net/s *"_ivl_30", 31 0, L_0x13fe94c50;  1 drivers
v0x13fe88740_0 .net/s *"_ivl_33", 31 0, L_0x13fe94cf0;  1 drivers
v0x13fe887f0_0 .net *"_ivl_5", 0 0, L_0x13fe941d0;  1 drivers
v0x13fe88900_0 .net/2u *"_ivl_6", 0 0, L_0x130088520;  1 drivers
v0x13fe889b0_0 .net *"_ivl_8", 0 0, L_0x13fe94270;  1 drivers
v0x13fe88a50_0 .net "a", 31 0, L_0x13fe93790;  alias, 1 drivers
v0x13fe88b00_0 .net "aa", 15 0, L_0x13fe94480;  1 drivers
v0x13fe88bb0_0 .net "alu_control", 3 0, v0x13fe898a0_0;  alias, 1 drivers
v0x13fe88c60_0 .net "alu_ctrl_dotprod", 0 0, L_0x13fe92ce0;  alias, 1 drivers
v0x13fe88d10_0 .net "alu_ctrl_matmul", 0 0, L_0x13fe92b10;  alias, 1 drivers
v0x13fe88da0_0 .net "alu_ctrl_relu", 0 0, L_0x13fe92900;  alias, 1 drivers
v0x13fe88f30_0 .net "b", 31 0, L_0x13fe93fd0;  alias, 1 drivers
v0x13fe88fc0_0 .net "bb", 15 0, L_0x13fe94520;  1 drivers
v0x13fe89050_0 .net "cc", 15 0, L_0x13fe946c0;  1 drivers
v0x13fe890e0_0 .net "dd", 15 0, L_0x13fe94760;  1 drivers
v0x13fe89170_0 .net "dot_out", 31 0, L_0x13fe94e80;  1 drivers
v0x13fe89200_0 .net "matmul_out", 31 0, L_0x13fe94f60;  1 drivers
v0x13fe892a0_0 .net "relu_out", 31 0, L_0x13fe94360;  1 drivers
v0x13fe89350_0 .var "result", 31 0;
v0x13fe89410_0 .net "zero", 0 0, L_0x13fe940f0;  alias, 1 drivers
E_0x13fe881a0/0 .event anyedge, v0x13fe892a0_0, v0x13fe86a40_0, v0x13fe89200_0, v0x13fe869a0_0;
E_0x13fe881a0/1 .event anyedge, v0x13fe89170_0, v0x13fe86900_0, v0x13fe88bb0_0, v0x13fe88a50_0;
E_0x13fe881a0/2 .event anyedge, v0x13fe88f30_0;
E_0x13fe881a0 .event/or E_0x13fe881a0/0, E_0x13fe881a0/1, E_0x13fe881a0/2;
L_0x13fe940f0 .cmp/eq 32, v0x13fe89350_0, L_0x1300884d8;
L_0x13fe941d0 .part L_0x13fe93790, 31, 1;
L_0x13fe94360 .functor MUXZ 32, L_0x13fe93790, L_0x130088568, L_0x13fe94270, C4<>;
L_0x13fe94480 .part L_0x13fe93790, 0, 16;
L_0x13fe94520 .part L_0x13fe93790, 16, 16;
L_0x13fe946c0 .part L_0x13fe93fd0, 0, 16;
L_0x13fe94760 .part L_0x13fe93fd0, 16, 16;
L_0x13fe94800 .extend/s 32, L_0x13fe94480;
L_0x13fe94900 .extend/s 32, L_0x13fe946c0;
L_0x13fe94a30 .arith/mult 32, L_0x13fe94800, L_0x13fe94900;
L_0x13fe94b10 .extend/s 32, L_0x13fe94520;
L_0x13fe94c50 .extend/s 32, L_0x13fe94760;
L_0x13fe94cf0 .arith/mult 32, L_0x13fe94b10, L_0x13fe94c50;
L_0x13fe94e80 .arith/sum 32, L_0x13fe94a30, L_0x13fe94cf0;
S_0x13fe89560 .scope module, "alu_ctl" "alu_control" 6 38, 8 1 0, S_0x13fe87a90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x13fe897d0_0 .net "ALUOp", 1 0, v0x13fe22250_0;  alias, 1 drivers
v0x13fe898a0_0 .var "alu_control", 3 0;
v0x13fe89950_0 .net "funct3", 2 0, L_0x13fe921c0;  alias, 1 drivers
v0x13fe89a20_0 .net "funct7", 6 0, L_0x13fe923e0;  alias, 1 drivers
E_0x13fe89790 .event anyedge, v0x13fe22250_0, v0x13fe86c60_0, v0x13fe86bd0_0;
S_0x13fe89b10 .scope module, "imm_generator" "imm_gen" 6 46, 9 1 0, S_0x13fe87a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x13fe89d60_0 .var "imm_out", 31 0;
v0x13fe89e20_0 .net "instr", 31 0, L_0x13fe91a70;  alias, 1 drivers
E_0x13fe89d00 .event anyedge, v0x13fe89e20_0;
S_0x13fe89f00 .scope module, "rf" "regfile" 6 25, 10 1 0, S_0x13fe87a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x13fe8a1f0_0 .net *"_ivl_0", 31 0, L_0x13fe93310;  1 drivers
v0x13fe8a2a0_0 .net *"_ivl_10", 31 0, L_0x13fe93570;  1 drivers
v0x13fe8a350_0 .net *"_ivl_12", 6 0, L_0x13fe93650;  1 drivers
L_0x130088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13fe8a410_0 .net *"_ivl_15", 1 0, L_0x130088370;  1 drivers
v0x13fe8a4c0_0 .net *"_ivl_18", 31 0, L_0x13fe93960;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe8a5b0_0 .net *"_ivl_21", 26 0, L_0x1300883b8;  1 drivers
L_0x130088400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe8a660_0 .net/2u *"_ivl_22", 31 0, L_0x130088400;  1 drivers
v0x13fe8a710_0 .net *"_ivl_24", 0 0, L_0x13fe93a80;  1 drivers
L_0x130088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe8a7b0_0 .net/2u *"_ivl_26", 31 0, L_0x130088448;  1 drivers
v0x13fe8a8c0_0 .net *"_ivl_28", 31 0, L_0x13fe93be0;  1 drivers
L_0x130088298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe8a970_0 .net *"_ivl_3", 26 0, L_0x130088298;  1 drivers
v0x13fe8aa20_0 .net *"_ivl_30", 6 0, L_0x13fe93c80;  1 drivers
L_0x130088490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13fe8aad0_0 .net *"_ivl_33", 1 0, L_0x130088490;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe8ab80_0 .net/2u *"_ivl_4", 31 0, L_0x1300882e0;  1 drivers
v0x13fe8ac30_0 .net *"_ivl_6", 0 0, L_0x13fe93430;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13fe8acd0_0 .net/2u *"_ivl_8", 31 0, L_0x130088328;  1 drivers
v0x13fe8ad80_0 .net "clk", 0 0, v0x13fe90e10_0;  alias, 1 drivers
v0x13fe8af10_0 .var/i "i", 31 0;
v0x13fe8afa0_0 .net "rd", 4 0, L_0x13fe92520;  alias, 1 drivers
v0x13fe8b030_0 .net "rd1", 31 0, L_0x13fe93790;  alias, 1 drivers
v0x13fe8b0c0_0 .net "rd2", 31 0, L_0x13fe93eb0;  alias, 1 drivers
v0x13fe8b150 .array "regs", 31 0, 31 0;
v0x13fe8b1e0_0 .net "reset", 0 0, v0x13fe91190_0;  alias, 1 drivers
v0x13fe8b270_0 .net "rs1", 4 0, L_0x13fe925c0;  alias, 1 drivers
v0x13fe8b310_0 .net "rs2", 4 0, L_0x13fe92660;  alias, 1 drivers
v0x13fe8b3c0_0 .net "wd", 31 0, L_0x13fe95d90;  alias, 1 drivers
v0x13fe8b470_0 .net "we", 0 0, v0x13fe86360_0;  alias, 1 drivers
L_0x13fe93310 .concat [ 5 27 0 0], L_0x13fe925c0, L_0x130088298;
L_0x13fe93430 .cmp/eq 32, L_0x13fe93310, L_0x1300882e0;
L_0x13fe93570 .array/port v0x13fe8b150, L_0x13fe93650;
L_0x13fe93650 .concat [ 5 2 0 0], L_0x13fe925c0, L_0x130088370;
L_0x13fe93790 .functor MUXZ 32, L_0x13fe93570, L_0x130088328, L_0x13fe93430, C4<>;
L_0x13fe93960 .concat [ 5 27 0 0], L_0x13fe92660, L_0x1300883b8;
L_0x13fe93a80 .cmp/eq 32, L_0x13fe93960, L_0x130088400;
L_0x13fe93be0 .array/port v0x13fe8b150, L_0x13fe93c80;
L_0x13fe93c80 .concat [ 5 2 0 0], L_0x13fe92660, L_0x130088490;
L_0x13fe93eb0 .functor MUXZ 32, L_0x13fe93be0, L_0x130088448, L_0x13fe93a80, C4<>;
S_0x13fe8c7d0 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x13fe54d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x13fe8c990 .param/str "MEMFILE" 0 11 2, "test_mem/relu.mem";
L_0x13fe91c50 .functor AND 1, v0x13fe86090_0, L_0x13fe93170, C4<1>, C4<1>;
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13fe8d870_0 .net/2u *"_ivl_0", 31 0, L_0x130088058;  1 drivers
v0x13fe8d930_0 .net *"_ivl_5", 0 0, L_0x13fe91c50;  1 drivers
v0x13fe8d9d0_0 .net *"_ivl_6", 31 0, L_0x13fe91d00;  1 drivers
v0x13fe8da70_0 .net *"_ivl_8", 31 0, L_0x13fe91e60;  1 drivers
v0x13fe8db20_0 .net "branch", 0 0, v0x13fe86090_0;  alias, 1 drivers
v0x13fe8dbf0_0 .net "branch_taken", 0 0, L_0x13fe93170;  alias, 1 drivers
v0x13fe8dc80_0 .net "branch_target", 31 0, L_0x13fe95110;  alias, 1 drivers
v0x13fe8dd30_0 .net "clk", 0 0, v0x13fe90e10_0;  alias, 1 drivers
v0x13fe8de40_0 .net "instr", 31 0, L_0x13fe91a70;  alias, 1 drivers
v0x13fe8df50_0 .net "jal", 0 0, L_0x13fe958f0;  alias, 1 drivers
v0x13fe8dfe0_0 .net "jalr", 0 0, L_0x13fe956e0;  alias, 1 drivers
v0x13fe8e070_0 .net "jalr_target", 31 0, L_0x13fe95390;  alias, 1 drivers
v0x13fe8e110_0 .net "next_pc", 31 0, L_0x13fe91fc0;  1 drivers
v0x13fe8e1d0_0 .net "pc_out", 31 0, v0x13fe8d6a0_0;  alias, 1 drivers
v0x13fe8e260_0 .net "pc_plus4", 31 0, L_0x13fe91b50;  1 drivers
v0x13fe8e310_0 .net "reset", 0 0, v0x13fe91190_0;  alias, 1 drivers
L_0x13fe91b50 .arith/sum 32, v0x13fe8d6a0_0, L_0x130088058;
L_0x13fe91d00 .functor MUXZ 32, L_0x13fe91b50, L_0x13fe95110, L_0x13fe91c50, C4<>;
L_0x13fe91e60 .functor MUXZ 32, L_0x13fe91d00, L_0x13fe95390, L_0x13fe956e0, C4<>;
L_0x13fe91fc0 .functor MUXZ 32, L_0x13fe91e60, L_0x13fe95110, L_0x13fe958f0, C4<>;
S_0x13fe8cb70 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x13fe8c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x13fe8cd40 .param/str "INIT_FILE" 0 12 2, "test_mem/relu.mem";
L_0x13fe91a70 .functor BUFZ 32, L_0x13fe91730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13fe8ce20_0 .net *"_ivl_0", 31 0, L_0x13fe91730;  1 drivers
v0x13fe8cee0_0 .net *"_ivl_3", 7 0, L_0x13fe917f0;  1 drivers
v0x13fe87c80_0 .net *"_ivl_4", 9 0, L_0x13fe91930;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13fe8cfb0_0 .net *"_ivl_7", 1 0, L_0x130088010;  1 drivers
v0x13fe8d060_0 .net "addr", 31 0, v0x13fe8d6a0_0;  alias, 1 drivers
v0x13fe8d150_0 .net "instr", 31 0, L_0x13fe91a70;  alias, 1 drivers
v0x13fe8d230 .array "mem", 255 0, 31 0;
L_0x13fe91730 .array/port v0x13fe8d230, L_0x13fe91930;
L_0x13fe917f0 .part v0x13fe8d6a0_0, 2, 8;
L_0x13fe91930 .concat [ 8 2 0 0], L_0x13fe917f0, L_0x130088010;
S_0x13fe8d2e0 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x13fe8c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x13fe8d550_0 .net "clk", 0 0, v0x13fe90e10_0;  alias, 1 drivers
v0x13fe8d5f0_0 .net "next_pc", 31 0, L_0x13fe91fc0;  alias, 1 drivers
v0x13fe8d6a0_0 .var "pc_out", 31 0;
v0x13fe8d770_0 .net "reset", 0 0, v0x13fe91190_0;  alias, 1 drivers
E_0x13fe8d500 .event posedge, v0x13fe8b1e0_0, v0x13fe87600_0;
S_0x13fe8e490 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x13fe54d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x13fe8e670_0 .var "imm_out", 31 0;
v0x13fe8e720_0 .net "instr", 31 0, L_0x13fe91a70;  alias, 1 drivers
    .scope S_0x13fe8d2e0;
T_0 ;
    %wait E_0x13fe8d500;
    %load/vec4 v0x13fe8d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13fe8d6a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13fe8d5f0_0;
    %assign/vec4 v0x13fe8d6a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13fe8cb70;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x13fe8cd40, v0x13fe8d230 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13fe8e490;
T_2 ;
    %wait E_0x13fe89d00;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe8e720_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe8e720_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe8e720_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe8e720_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe8e720_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe8e720_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13fe8e670_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13fe549e0;
T_3 ;
    %wait E_0x13fe3f7b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe86360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe861e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe862c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe86090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe86140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe85ff0_0, 0, 1;
    %load/vec4 v0x13fe86da0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe85ff0_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86360_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe85ff0_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe861e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe85ff0_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe862c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe85ff0_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86090_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe85ff0_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86360_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe85ff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe86360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13fe22250_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13fe86f90;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x13fe86f90;
T_5 ;
    %wait E_0x13fe7e560;
    %load/vec4 v0x13fe87850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x13fe87970_0;
    %load/vec4 v0x13fe87550_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13fe876a0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13fe89f00;
T_6 ;
    %wait E_0x13fe7e560;
    %load/vec4 v0x13fe8b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13fe8af10_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x13fe8af10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13fe8af10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13fe8b150, 0, 4;
    %load/vec4 v0x13fe8af10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13fe8af10_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13fe8b470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x13fe8afa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x13fe8b3c0_0;
    %load/vec4 v0x13fe8afa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13fe8b150, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13fe89560;
T_7 ;
    %wait E_0x13fe89790;
    %load/vec4 v0x13fe897d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x13fe89a20_0;
    %load/vec4 v0x13fe89950_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x13fe89950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x13fe89a20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x13fe898a0_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13fe89b10;
T_8 ;
    %wait E_0x13fe89d00;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe89e20_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe89e20_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe89e20_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe89e20_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe89e20_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13fe89e20_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13fe89d60_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13fe87ee0;
T_9 ;
    %wait E_0x13fe881a0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x13fe88da0_0;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %load/vec4 v0x13fe88d10_0;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %load/vec4 v0x13fe88c60_0;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x13fe88bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.5 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %and;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.6 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %or;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.7 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %add;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.8 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %sub;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.9 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %xor;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.10 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.11 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.12 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.13 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.14 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.15 ;
    %load/vec4 v0x13fe88a50_0;
    %load/vec4 v0x13fe88f30_0;
    %mul;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x13fe892a0_0;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x13fe89200_0;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x13fe89170_0;
    %store/vec4 v0x13fe89350_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13fe54d30;
T_10 ;
    %wait E_0x13fe25630;
    %load/vec4 v0x13fe8fab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe8f730_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x13fe8fa20_0;
    %store/vec4 v0x13fe8f730_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x13fe8fa20_0;
    %nor/r;
    %store/vec4 v0x13fe8f730_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x13fe90b40_0;
    %store/vec4 v0x13fe8f730_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x13fe90b40_0;
    %nor/r;
    %store/vec4 v0x13fe8f730_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x13fe90bd0_0;
    %store/vec4 v0x13fe8f730_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x13fe90bd0_0;
    %nor/r;
    %store/vec4 v0x13fe8f730_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13fe54d30;
T_11 ;
    %wait E_0x13fe7e560;
    %load/vec4 v0x13fe90770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13fe8f990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13fe8fda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13fe90220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13fe902b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13fe90880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13fe90910_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13fe8fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x13fe8f990_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13fe8f990_0, 0;
    %load/vec4 v0x13fe8fda0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13fe8fda0_0, 0;
    %load/vec4 v0x13fe8eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x13fe90220_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13fe90220_0, 0;
T_11.4 ;
    %load/vec4 v0x13fe8ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x13fe902b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13fe902b0_0, 0;
T_11.6 ;
    %load/vec4 v0x13fe90350_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x13fe909c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x13fe90880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13fe90880_0, 0;
T_11.8 ;
    %load/vec4 v0x13fe90350_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x13fe90350_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x13fe90350_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x13fe90a60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x13fe90880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13fe90880_0, 0;
T_11.11 ;
    %load/vec4 v0x13fe8ecf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x13fe90550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x13fe90910_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13fe90910_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13fe55080;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe90e10_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x13fe55080;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x13fe90e10_0;
    %inv;
    %store/vec4 v0x13fe90e10_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13fe55080;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "sim/cpu_relu_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13fe55080 {0 0 0};
    %vpi_call 2 24 "$display", "=== ReLU Benchmark ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13fe91190_0, 0, 1;
    %wait E_0x13fe7e560;
    %wait E_0x13fe7e560;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13fe91190_0, 0, 1;
    %pushi/vec4 25, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13fe7e560;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "Result memory: %0d %0d %0d %0d", &A<v0x13fe876a0, 0>, &A<v0x13fe876a0, 1>, &A<v0x13fe876a0, 2>, &A<v0x13fe876a0, 3> {0 0 0};
    %vpi_call 2 33 "$display", "Cycles       : %0d", v0x13fe90ea0_0 {0 0 0};
    %vpi_call 2 34 "$display", "Instructions : %0d", v0x13fe90f40_0 {0 0 0};
    %vpi_call 2 35 "$display", "Mem reads    : %0d", v0x13fe90ff0_0 {0 0 0};
    %vpi_call 2 36 "$display", "Mem writes   : %0d", v0x13fe910a0_0 {0 0 0};
    %vpi_call 2 37 "$display", "RF reads     : %0d", v0x13fe91220_0 {0 0 0};
    %vpi_call 2 38 "$display", "RF writes    : %0d", v0x13fe912d0_0 {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_relu_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
