# ECE350 Class Files
Final project contained in [processor](processor) folder. Final project consisting of a 5-stage pipelined CPU designed using Verilog implementing a MIPS instruction set for programming to an FPGA. It is used to receive inputs from a custom controller and output PWM signals to control a ping-pong ball launcher. 

A brief technical report can be found here: [report](ece350_report.pdf).

By: John Huang, Thomas Jablonski
