// iverilog -o /tmp/tb tb.v mojo_top.v && vvp /tmp/tb
`timescale 1ns/1ps
module tb;
    reg clk = 0, host_tx = 1, avr_busy = 0;   // AVR toggles busy per byte received
    reg [7:0] probe = 0;
    wire fpga_tx;
    always #10 clk = ~clk;                       // 50 MHz
    always @(posedge clk) probe <= probe + 1;    // counter on the probes

    mojo_top dut (.clk(clk), .rst_n(1'b1), .cclk(1'b1), .avr_tx(host_tx), .avr_rx(fpga_tx),
                  .avr_rx_busy(avr_busy), .probe(probe));

    localparam BIT = 2000;                       // 500 kbaud in ns
    task send(input [7:0] b); integer i; begin
        host_tx = 0; #BIT;
        for (i = 0; i < 8; i = i + 1) begin host_tx = b[i]; #BIT; end
        host_tx = 1; #BIT;
    end endtask
    task send_long(input [7:0] c, input [31:0] a); begin
        send(c); send(a[7:0]); send(a[15:8]); send(a[23:16]); send(a[31:24]);
    end endtask
    task recv(output [7:0] b); integer i; begin
        @(negedge fpga_tx); #(BIT * 3 / 2);
        for (i = 0; i < 8; i = i + 1) begin b[i] = fpga_tx; #BIT; end
        avr_busy = ~avr_busy;
    end endtask

    reg [7:0] b, prev;
    integer i;
    initial begin
        #200_000;                                // let cclk detector settle
        send(8'h00);
        fork send(8'h02); begin
            recv(b); if (b != "1") $fatal(1, "ID[0]=%h", b);
            recv(b); if (b != "A") $fatal(1, "ID[1]=%h", b);
            recv(b); if (b != "L") $fatal(1, "ID[2]=%h", b);
            recv(b); if (b != "S") $fatal(1, "ID[3]=%h", b);
        end join

        send_long(8'h80, 1);                     // div 1 -> 50 MHz
        send_long(8'h81, {16'd1, 16'd3});        // 8 after trigger, read 16
        send_long(8'hC0, 8'hFF);                 // trigger on probe == 0x80
        send_long(8'hC1, 8'h80);
        fork send(8'h01); begin
            // trigger sample + 8 more written, newest first: 0x88, 0x87, ... 0x79
            for (i = 0; i < 16; i = i + 1) begin
                recv(b);
                if (b != 8'h88 - i) $fatal(1, "sample %0d = %h, want %h", i, b, 8'h88 - i);
            end
        end join
        $display("PASS");
        $finish;
    end
    initial begin #20_000_000; $fatal(1, "timeout"); end
endmodule
