// Seed: 1470680287
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    output id_8
);
  logic id_9;
  always @(posedge id_5 or posedge id_9) begin
    SystemTFIdentifier;
  end
  initial begin
    id_0 <= 1 - id_9;
    SystemTFIdentifier;
  end
endmodule
