
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/pa.fromHdl.tcl}
# create_project -name KTANE_Main -dir "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/planAhead_run_3" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "MainAndBigButtonWrapper.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/MainAndBigButtonWrapper.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ClockDivider20M.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClockDivider100K.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SegmentTimerMultiplexer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SegmentSerialMultiplexer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CountdownTimer_130.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CharacterIn7Seg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCDto7Seg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {WinSegmentDisplay.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {WinChecker.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {StrikeCounter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SegmentSerialDisplay.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SegmentDisplay.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Oneshot.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LoseSegmentDisplay.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LFSRRandomNumberGenerator.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DebounceButton.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {KTANE_Main.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {KTANE_BigButton.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MainAndBigButtonWrapper.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top MainAndBigButtonWrapper $srcset
# add_files [list {MainAndBigButtonWrapper.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/ClockDivider20M.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/ClockDivider100K.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/SegmentTimerMultiplexer.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/SegmentSerialMultiplexer.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/CountdownTimer_130.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/CharacterIn7Seg.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/BCDto7Seg.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/WinSegmentDisplay.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/WinChecker.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/StrikeCounter.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/SegmentSerialDisplay.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/SegmentDisplay.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/Oneshot.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/LoseSegmentDisplay.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/LFSRRandomNumberGenerator.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/DebounceButton.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/KTANE_Main.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/KTANE_BigButton.vhd" into library work
Parsing VHDL file "C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/MainAndBigButtonWrapper.vhd" into library work
Loading clock regions from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/MainAndBigButtonWrapper.ucf]
Finished Parsing UCF File [C:/Users/Predator/Desktop/Learning Resources/DigitalSystem/KTANE_Main/MainAndBigButtonWrapper.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: de439ce6
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 653.855 ; gain = 150.512
update_compile_order -fileset sim_1
startgroup
set_property package_pin P126 [get_ports {segment_common[3]}]
endgroup
startgroup
set_property package_pin P131 [get_ports {segment_common[2]}]
endgroup
startgroup
set_property package_pin P133 [get_ports {segment_common[1]}]
endgroup
save_constraints
startgroup
set_property package_pin P137 [get_ports {segment_common[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P139 [get_ports {strike[3]}]
endgroup
startgroup
set_property package_pin P141 [get_ports {strike[2]}]
endgroup
startgroup
set_property package_pin P143 [get_ports {strike[1]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {strike[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P15 [get_ports {strikeLED[1]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {strikeLED[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P99 [get_ports {resetModule[3]}]
endgroup
startgroup
set_property package_pin P100 [get_ports {resetModule[2]}]
endgroup
startgroup
set_property package_pin P101 [get_ports {resetModule[1]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {resetModule[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P116 [get_ports {randomMode[5]}]
endgroup
startgroup
set_property package_pin P117 [get_ports {randomMode[4]}]
endgroup
startgroup
set_property package_pin P118 [get_ports {randomMode[3]}]
endgroup
startgroup
set_property package_pin P119 [get_ports {randomMode[2]}]
endgroup
startgroup
set_property package_pin P120 [get_ports {randomMode[1]}]
endgroup
startgroup
set_property package_pin P121 [get_ports {randomMode[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P6 [get_ports {enableGame[3]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {enableGame[2]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {enableGame[1]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {enableGame[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 13 19:28:40 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
