Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:06:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 213) to (Rev. 245)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'SPI_PING_PONG_SIZE' is no longer present on the upgraded IP 'system_test_v3_exp_decoder_top_v3_0_0', and cannot be set to '4'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name system_test_v3_exp_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.COMMS_DEBUG {true} \
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {system_test_v3_exp_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.LEDS_REG_NUM {15} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SHIFT_IN_COMP {0} \
  CONFIG.SHIFT_OUT_COMP {0} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips system_test_v3_exp_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:06:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_exp_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 135) to (Rev. 139)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_exp_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_en_ext'


3. Customization warnings
-------------------------

Parameter 'SPI_DUMMY_BITS' is no longer present on the upgraded IP 'system_test_v3_exp_axi_spi_interface_0_0', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_spi_interface:1.0 -user_name system_test_v3_exp_axi_spi_interface_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0x40000000} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x4000FFFF} \
  CONFIG.Component_Name {system_test_v3_exp_axi_spi_interface_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SPI_CLK_FB_DELAY_WIDTH {4} \
  CONFIG.SPI_EXIT_INTERVAL {1} \
  CONFIG.SPI_INIT_INTERVAL {2} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_SHIFT_IN_COMP {0} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} " [get_ips system_test_v3_exp_axi_spi_interface_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:06:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 213) to (Rev. 245)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'SPI_PING_PONG_SIZE' is no longer present on the upgraded IP 'system_test_v3_decoder_top_v3_0_0', and cannot be set to '4'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name system_test_v3_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.COMMS_DEBUG {true} \
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {system_test_v3_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.LEDS_REG_NUM {15} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SHIFT_IN_COMP {0} \
  CONFIG.SHIFT_OUT_COMP {0} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips system_test_v3_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:06:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 135) to (Rev. 139)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_en_ext'


3. Customization warnings
-------------------------

Parameter 'SPI_DUMMY_BITS' is no longer present on the upgraded IP 'system_test_v3_axi_spi_interface_0_0', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_spi_interface:1.0 -user_name system_test_v3_axi_spi_interface_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0x40000000} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x4000FFFF} \
  CONFIG.Component_Name {system_test_v3_axi_spi_interface_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {system_test_v3_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_READ_THREADS {4} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {4} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {system_test_v3_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SPI_CLK_FB_DELAY_WIDTH {4} \
  CONFIG.SPI_EXIT_INTERVAL {1} \
  CONFIG.SPI_INIT_INTERVAL {2} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_SHIFT_IN_COMP {0} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} " [get_ips system_test_v3_axi_spi_interface_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:06:51 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 213) to (Rev. 245)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'SPI_PING_PONG_SIZE' is no longer present on the upgraded IP 'encoder_decoder_sim_decoder_top_v3_0_0', and cannot be set to '4'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name encoder_decoder_sim_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.COMMS_DEBUG {true} \
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {encoder_decoder_sim_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.LEDS_REG_NUM {15} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SHIFT_IN_COMP {0} \
  CONFIG.SHIFT_OUT_COMP {0} \
  CONFIG.SPI_RD_ADDR_WIDTH {5} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips encoder_decoder_sim_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 14:06:51 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 135) to (Rev. 139)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_en_ext'


3. Customization warnings
-------------------------

Parameter 'SPI_DUMMY_BITS' is no longer present on the upgraded IP 'encoder_decoder_sim_axi_spi_interface_0_0', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_spi_interface:1.0 -user_name encoder_decoder_sim_axi_spi_interface_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0x40000000} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x4000FFFF} \
  CONFIG.Component_Name {encoder_decoder_sim_axi_spi_interface_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SPI_CLK_FB_DELAY_WIDTH {3} \
  CONFIG.SPI_EXIT_INTERVAL {1} \
  CONFIG.SPI_INIT_INTERVAL {2} \
  CONFIG.SPI_RD_ADDR_WIDTH {5} \
  CONFIG.SPI_SHIFT_IN_COMP {0} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} " [get_ips encoder_decoder_sim_axi_spi_interface_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 14 07:29:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 107) to (Rev. 213)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_exp_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_en'

-Upgrade has removed port 'spi_clk_fb'

-Upgrade has removed port 'spi_clk_pll_0'

-Upgrade has removed port 'spi_clk_pll_180'

-Upgrade has removed port 'spi_clk_to_pll'


3. Customization warnings
-------------------------

Parameter 'SPI_SAMPLER_SIZE' is no longer present on the upgraded IP 'system_test_v3_exp_decoder_top_v3_0_0', and cannot be set to '2'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name system_test_v3_exp_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.COMMS_DEBUG {true} \
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {system_test_v3_exp_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.LEDS_REG_NUM {15} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SHIFT_IN_COMP {0} \
  CONFIG.SHIFT_OUT_COMP {0} \
  CONFIG.SPI_PING_PONG_SIZE {4} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips system_test_v3_exp_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 14 07:29:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 133) to (Rev. 135)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 14 07:29:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 107) to (Rev. 213)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_en'

-Upgrade has removed port 'spi_clk_fb'

-Upgrade has removed port 'spi_clk_pll_0'

-Upgrade has removed port 'spi_clk_pll_180'

-Upgrade has removed port 'spi_clk_to_pll'


3. Customization warnings
-------------------------

Parameter 'SPI_SAMPLER_SIZE' is no longer present on the upgraded IP 'system_test_v3_decoder_top_v3_0_0', and cannot be set to '2'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name system_test_v3_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.COMMS_DEBUG {true} \
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {system_test_v3_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.LEDS_REG_NUM {15} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SHIFT_IN_COMP {0} \
  CONFIG.SHIFT_OUT_COMP {0} \
  CONFIG.SPI_PING_PONG_SIZE {4} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips system_test_v3_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 14 07:29:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 133) to (Rev. 135)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 14 07:29:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 107) to (Rev. 213)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_en'

-Upgrade has removed port 'spi_clk_fb'

-Upgrade has removed port 'spi_clk_pll_0'

-Upgrade has removed port 'spi_clk_pll_180'

-Upgrade has removed port 'spi_clk_to_pll'


3. Customization warnings
-------------------------

Parameter 'SPI_SAMPLER_SIZE' is no longer present on the upgraded IP 'encoder_decoder_sim_decoder_top_v3_0_0', and cannot be set to '2'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name encoder_decoder_sim_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.COMMS_DEBUG {true} \
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {encoder_decoder_sim_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.LEDS_REG_NUM {15} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SHIFT_IN_COMP {0} \
  CONFIG.SHIFT_OUT_COMP {0} \
  CONFIG.SPI_PING_PONG_SIZE {4} \
  CONFIG.SPI_RD_ADDR_WIDTH {5} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips encoder_decoder_sim_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 14 07:29:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 133) to (Rev. 135)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  8 17:32:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 96) to (Rev. 107)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  8 17:32:32 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 96) to (Rev. 107)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  8 17:32:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 96) to (Rev. 107)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul  7 12:49:59 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 94) to (Rev. 96)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul  7 12:49:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 94) to (Rev. 96)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul  7 12:49:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 94) to (Rev. 96)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 20:52:09 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 91) to (Rev. 94)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 20:52:07 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 91) to (Rev. 94)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 20:52:06 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 91) to (Rev. 94)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 20:20:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 90) to (Rev. 91)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 20:20:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 90) to (Rev. 91)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 20:20:53 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 90) to (Rev. 91)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 18:10:28 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 89) to (Rev. 90)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 18:10:27 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 89) to (Rev. 90)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 18:10:26 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 89) to (Rev. 90)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:49:03 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 88) to (Rev. 89)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_exp_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_to_pll'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:49:03 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 88) to (Rev. 89)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_to_pll'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:49:02 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 88) to (Rev. 89)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_to_pll'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:36:47 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 87) to (Rev. 88)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:36:46 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 87) to (Rev. 88)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:36:45 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 87) to (Rev. 88)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:17:22 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 86) to (Rev. 87)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:17:20 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 86) to (Rev. 87)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:17:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 86) to (Rev. 87)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:01:24 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 85) to (Rev. 86)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_exp_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_en'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:01:24 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_exp_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 132) to (Rev. 133)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_exp_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_en_ext'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:01:23 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 85) to (Rev. 86)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_en'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:01:23 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 132) to (Rev. 133)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_en_ext'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:01:22 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 85) to (Rev. 86)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_en'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 17:01:22 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 132) to (Rev. 133)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_en_ext'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 16:43:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_exp_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_exp_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 84) to (Rev. 85)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_exp_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk'

-Upgrade has added port 'spi_clk_ext'

-Upgrade has added port 'spi_clk_pll_0'

-Upgrade has added port 'spi_clk_pll_180'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 16:43:23 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 84) to (Rev. 85)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk'

-Upgrade has added port 'spi_clk_ext'

-Upgrade has added port 'spi_clk_pll_0'

-Upgrade has added port 'spi_clk_pll_180'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 16:43:22 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 84) to (Rev. 85)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk'

-Upgrade has added port 'spi_clk_ext'

-Upgrade has added port 'spi_clk_pll_0'

-Upgrade has added port 'spi_clk_pll_180'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 13:06:12 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 83) to (Rev. 84)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 13:06:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 83) to (Rev. 84)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:32:09 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 82) to (Rev. 83)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:32:09 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 131) to (Rev. 132)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:32:07 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 82) to (Rev. 83)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:32:07 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 131) to (Rev. 132)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:14:01 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 81) to (Rev. 82)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:14:01 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 130) to (Rev. 131)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:13:59 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 81) to (Rev. 82)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 12:13:59 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 130) to (Rev. 131)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:54:55 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 80) to (Rev. 81)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:54:55 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 129) to (Rev. 130)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:54:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 80) to (Rev. 81)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:54:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 129) to (Rev. 130)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:31:17 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:31:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:30:33 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 127) to (Rev. 128)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jul  6 00:30:32 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 127) to (Rev. 128)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 22:11:20 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 79) to (Rev. 80)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 22:11:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 79) to (Rev. 80)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 21:14:17 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 78) to (Rev. 79)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 21:14:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 78) to (Rev. 79)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 19:53:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 77) to (Rev. 78)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 19:53:22 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 77) to (Rev. 78)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 18:00:33 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 76) to (Rev. 77)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 18:00:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 76) to (Rev. 77)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 17:46:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 75) to (Rev. 76)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 17:46:35 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 75) to (Rev. 76)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 16:08:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 74) to (Rev. 75)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 16:08:53 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 74) to (Rev. 75)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 15:08:03 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 73) to (Rev. 74)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 15:08:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 73) to (Rev. 74)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 14:24:45 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 72) to (Rev. 73)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 14:24:43 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 72) to (Rev. 73)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 14:11:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 71) to (Rev. 72)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 14:11:28 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 71) to (Rev. 72)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 13:51:17 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 70) to (Rev. 71)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 13:51:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 70) to (Rev. 71)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 12:36:36 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 126) to (Rev. 127)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 12:36:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 126) to (Rev. 127)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:26:28 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 69) to (Rev. 70)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:26:27 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 69) to (Rev. 70)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:17:17 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 68) to (Rev. 69)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:17:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 68) to (Rev. 69)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:09:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 67) to (Rev. 68)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:08:59 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 67) to (Rev. 68)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:07:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 66) to (Rev. 67)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jul  5 08:07:24 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 66) to (Rev. 67)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 21:37:20 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 65) to (Rev. 66)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 21:37:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 65) to (Rev. 66)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 21:07:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 64) to (Rev. 65)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 21:07:13 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 64) to (Rev. 65)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 20:38:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 123) to (Rev. 126)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 20:38:17 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 123) to (Rev. 126)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul  3 12:43:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 63) to (Rev. 64)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul  3 12:42:59 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 63) to (Rev. 64)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 11:24:04 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 62) to (Rev. 63)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 11:24:01 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 62) to (Rev. 63)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 10:56:13 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 61) to (Rev. 62)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 10:56:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 61) to (Rev. 62)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 10:53:04 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 60) to (Rev. 61)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 10:53:01 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 60) to (Rev. 61)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 08:47:31 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 59) to (Rev. 60)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 08:47:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 59) to (Rev. 60)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 07:39:13 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 58) to (Rev. 59)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 07:39:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 58) to (Rev. 59)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 05:16:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 122) to (Rev. 123)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk_fb_180'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jul  1 05:16:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 122) to (Rev. 123)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk_fb_180'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 21:55:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 58)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 21:55:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 58)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 21:55:21 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 57) to (Rev. 58)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 21:55:20 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 57) to (Rev. 58)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 19:37:50 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 56) to (Rev. 57)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_fb'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 19:37:48 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 56) to (Rev. 57)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_fb'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 17:55:27 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 121) to (Rev. 122)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 30 17:55:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 121) to (Rev. 122)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 22:47:04 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 55) to (Rev. 56)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 22:47:03 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 55) to (Rev. 56)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 22:41:07 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 54) to (Rev. 55)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 22:41:06 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 54) to (Rev. 55)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 16:14:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 120) to (Rev. 121)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 16:14:08 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 120) to (Rev. 121)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 00:22:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 53) to (Rev. 54)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 00:22:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 119) to (Rev. 120)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 00:22:12 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 53) to (Rev. 54)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 29 00:22:12 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 119) to (Rev. 120)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:59:49 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 118) to (Rev. 119)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:59:46 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 118) to (Rev. 119)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:37:18 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 117) to (Rev. 118)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:37:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 117) to (Rev. 118)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:24:12 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 116) to (Rev. 117)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:24:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 116) to (Rev. 117)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:02:21 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 115) to (Rev. 116)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 20:02:20 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 115) to (Rev. 116)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 19:49:11 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 114) to (Rev. 115)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk_out'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 19:49:09 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 114) to (Rev. 115)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk_out'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 18:34:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 52) to (Rev. 53)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 18:34:27 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 52) to (Rev. 53)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 17:43:36 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 113) to (Rev. 114)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_out'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 17:43:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 113) to (Rev. 114)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_out'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 15:36:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 51) to (Rev. 52)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 15:36:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 51) to (Rev. 52)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 14:38:01 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 50) to (Rev. 51)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 14:38:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 50) to (Rev. 51)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 13:44:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 48) to (Rev. 50)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CONTROL_SAMPLER_SIZE' is no longer present on the upgraded IP 'system_test_v3_decoder_top_v3_0_0', and cannot be set to '3'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name system_test_v3_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {system_test_v3_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SPI_PING_PONG_SIZE {4} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_SAMPLER_SIZE {2} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips system_test_v3_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 28 13:44:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 48) to (Rev. 50)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CONTROL_SAMPLER_SIZE' is no longer present on the upgraded IP 'encoder_decoder_sim_decoder_top_v3_0_0', and cannot be set to '3'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:decoder_top_v3:3.0 -user_name encoder_decoder_sim_decoder_top_v3_0_0
set_property -dict "\
  CONFIG.CTRL_REG_NUM {1} \
  CONFIG.Component_Name {encoder_decoder_sim_decoder_top_v3_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ERROR_COUNT_WIDTH {4} \
  CONFIG.MAX_ERROR_COUNT {15} \
  CONFIG.NUM_REGS_PER_BANK {16} \
  CONFIG.REG_BANK_ADDR_WIDTH {4} \
  CONFIG.SPI_PING_PONG_SIZE {4} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_SAMPLER_SIZE {2} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} \
  CONFIG.STAT_REG_NUM {0} " [get_ips encoder_decoder_sim_decoder_top_v3_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 22:31:53 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 112) to (Rev. 113)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_fb_0'

-Upgrade has added port 'gen_spi_clk_fb_180'


3. Customization warnings
-------------------------

Parameter 'SPI_DUMMY_BITS' is no longer present on the upgraded IP 'system_test_v3_axi_spi_interface_0_0', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_spi_interface:1.0 -user_name system_test_v3_axi_spi_interface_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0x40000000} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x4000FFFF} \
  CONFIG.Component_Name {system_test_v3_axi_spi_interface_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {system_test_v3_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_READ_THREADS {4} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {4} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {system_test_v3_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SPI_CLK_FB_DELAY_WIDTH {3} \
  CONFIG.SPI_EXIT_INTERVAL {1} \
  CONFIG.SPI_INIT_INTERVAL {2} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} " [get_ips system_test_v3_axi_spi_interface_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 22:31:52 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 112) to (Rev. 113)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_fb_0'

-Upgrade has added port 'gen_spi_clk_fb_180'


3. Customization warnings
-------------------------

Parameter 'SPI_DUMMY_BITS' is no longer present on the upgraded IP 'encoder_decoder_sim_axi_spi_interface_0_0', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_spi_interface:1.0 -user_name encoder_decoder_sim_axi_spi_interface_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0x40000000} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x4000FFFF} \
  CONFIG.Component_Name {encoder_decoder_sim_axi_spi_interface_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {encoder_decoder_sim_encoder_clk} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {encoder_decoder_sim_encoder_clk} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SPI_CLK_FB_DELAY_WIDTH {3} \
  CONFIG.SPI_EXIT_INTERVAL {1} \
  CONFIG.SPI_INIT_INTERVAL {2} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} " [get_ips encoder_decoder_sim_axi_spi_interface_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 21:18:46 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 47) to (Rev. 48)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 21:18:45 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 47) to (Rev. 48)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 21:07:09 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 46) to (Rev. 47)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 21:07:07 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 46) to (Rev. 47)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 19:11:55 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 111) to (Rev. 112)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 27 19:11:53 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 111) to (Rev. 112)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 21:07:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 110) to (Rev. 111)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 21:07:17 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 110) to (Rev. 111)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 18:37:47 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 109) to (Rev. 110)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 18:37:45 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 109) to (Rev. 110)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 12:27:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 45) to (Rev. 46)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 12:27:18 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 45) to (Rev. 46)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 12:14:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 44) to (Rev. 45)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 12:14:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 44) to (Rev. 45)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 12:02:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 108) to (Rev. 109)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 12:02:55 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 108) to (Rev. 109)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 11:39:31 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 43) to (Rev. 44)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 11:39:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 43) to (Rev. 44)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 11:36:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 42) to (Rev. 43)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 11:36:28 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 42) to (Rev. 43)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 10:49:31 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 41) to (Rev. 42)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 26 10:49:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 41) to (Rev. 42)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 25 23:57:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 41)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 25 23:57:37 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 41)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 25 23:57:20 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 25 23:57:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 25 16:33:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 39) to (Rev. 40)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 25 16:33:37 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 39) to (Rev. 40)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 15:28:05 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 15:28:03 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 00:42:48 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 37) to (Rev. 38)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 00:42:47 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 37) to (Rev. 38)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 00:17:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 00:17:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 00:10:59 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 24 00:10:58 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 23:02:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 23:02:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:56:31 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:56:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:53:52 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:53:51 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:43:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:43:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:37:49 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:37:48 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:26:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 26) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 22:26:26 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 26) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 15:30:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 15:30:37 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 14:53:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 14:53:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 13:39:11 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 107) to (Rev. 108)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'SPI_CLK_SCALE' is no longer present on the upgraded IP 'system_test_v3_axi_spi_interface_0_0', and cannot be set to '1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_spi_interface:1.0 -user_name system_test_v3_axi_spi_interface_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0x40000000} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x4000FFFF} \
  CONFIG.Component_Name {system_test_v3_axi_spi_interface_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {system_test_v3_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_READ_THREADS {4} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {8} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {4} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {system_test_v3_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SPI_CLK_FB_DELAY_WIDTH {3} \
  CONFIG.SPI_DUMMY_BITS {1} \
  CONFIG.SPI_EXIT_INTERVAL {1} \
  CONFIG.SPI_INIT_INTERVAL {2} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} " [get_ips system_test_v3_axi_spi_interface_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 23 13:39:09 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 107) to (Rev. 108)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'SPI_CLK_SCALE' is no longer present on the upgraded IP 'encoder_decoder_sim_axi_spi_interface_0_0', and cannot be set to '1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axi_spi_interface:1.0 -user_name encoder_decoder_sim_axi_spi_interface_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0x40000000} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x4000FFFF} \
  CONFIG.Component_Name {encoder_decoder_sim_axi_spi_interface_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {encoder_decoder_sim_encoder_clk} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {encoder_decoder_sim_encoder_clk} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.SPI_CLK_FB_DELAY_WIDTH {3} \
  CONFIG.SPI_DUMMY_BITS {1} \
  CONFIG.SPI_EXIT_INTERVAL {1} \
  CONFIG.SPI_INIT_INTERVAL {2} \
  CONFIG.SPI_RD_ADDR_WIDTH {4} \
  CONFIG.SPI_WR_ADDR_WIDTH {4} " [get_ips encoder_decoder_sim_axi_spi_interface_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:58:41 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:58:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:36:24 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 106) to (Rev. 107)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:36:22 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 106) to (Rev. 107)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:31:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 105) to (Rev. 106)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:31:36 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 105) to (Rev. 106)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:16:36 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 18:16:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:53:12 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:53:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:36:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 104) to (Rev. 105)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:36:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 104) to (Rev. 105)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:22:02 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 103) to (Rev. 104)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:22:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 103) to (Rev. 104)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:07:56 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 102) to (Rev. 103)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 17:07:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 102) to (Rev. 103)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 16:58:04 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 20) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 16:58:02 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 20) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 16:21:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 101) to (Rev. 102)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 16:21:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 101) to (Rev. 102)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 15:43:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 18) to (Rev. 20)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 15:43:38 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 98) to (Rev. 101)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 15:43:36 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 18) to (Rev. 20)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_decoder_top_v3_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Jun 22 15:43:36 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 98) to (Rev. 101)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'spi_clk_feedback'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:55:31 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 97) to (Rev. 98)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:55:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 97) to (Rev. 98)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:50:45 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 96) to (Rev. 97)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:50:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 96) to (Rev. 97)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:35:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 95) to (Rev. 96)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:35:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 95) to (Rev. 96)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:20:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 94) to (Rev. 95)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:20:43 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 94) to (Rev. 95)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:01:31 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 93) to (Rev. 94)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk_270'

-Upgrade has removed port 'gen_spi_clk_90'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 22:01:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 93) to (Rev. 94)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk_270'

-Upgrade has removed port 'gen_spi_clk_90'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 27)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 18)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_clk_wiz_1_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 93)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 18)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_vip_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_axi_vip_0_0 (xilinx.com:ip:axi_vip:1.1 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:34:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 93)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:33:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:33:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 27)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:33:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:33:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 18)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:33:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_clk_wiz_1_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:33:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 93)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:32:50 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 18)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:32:50 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:32:50 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_vip_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_axi_vip_0_0 (xilinx.com:ip:axi_vip:1.1 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jun 21 15:32:50 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 93)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 20 17:19:11 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 92) to (Rev. 93)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 20 17:19:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 92) to (Rev. 93)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 20 17:16:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 91) to (Rev. 92)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk'

-Upgrade has added port 'gen_spi_clk_0'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 20 17:16:33 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 91) to (Rev. 92)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has removed port 'gen_spi_clk'

-Upgrade has added port 'gen_spi_clk_0'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 20 17:05:27 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 90) to (Rev. 91)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_180'

-Upgrade has added port 'gen_spi_clk_270'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jun 20 17:05:26 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 90) to (Rev. 91)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_180'

-Upgrade has added port 'gen_spi_clk_270'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 17:38:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 89) to (Rev. 90)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 17:38:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 89) to (Rev. 90)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 16:21:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 16:21:17 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 16:01:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 88) to (Rev. 89)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 16:01:37 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 88) to (Rev. 89)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:38:48 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 87) to (Rev. 88)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:38:46 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 87) to (Rev. 88)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:32:04 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 86) to (Rev. 87)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:32:03 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 86) to (Rev. 87)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:25:32 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 85) to (Rev. 86)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:25:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 85) to (Rev. 86)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:08:53 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 84) to (Rev. 85)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:08:51 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 84) to (Rev. 85)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:06:50 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 83) to (Rev. 84)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:06:48 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 83) to (Rev. 84)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:04:06 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 82) to (Rev. 83)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 15:04:05 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 82) to (Rev. 83)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:24:51 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 81) to (Rev. 82)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_locked'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:24:50 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 81) to (Rev. 82)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk_locked'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:22:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 80) to (Rev. 81)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:22:15 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 80) to (Rev. 81)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:13:26 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 79) to (Rev. 80)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:13:24 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 79) to (Rev. 80)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:06:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 78) to (Rev. 79)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_test_v3_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk'

-Upgrade has added port 'gen_spi_clk_90'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 14:06:36 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 78) to (Rev. 79)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'encoder_decoder_sim_axi_spi_interface_0_0'. These changes may impact your design.


-Upgrade has added port 'gen_spi_clk'

-Upgrade has added port 'gen_spi_clk_90'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 04:46:56 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 77) to (Rev. 78)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 04:46:54 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 77) to (Rev. 78)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 04:21:12 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 76) to (Rev. 77)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jun 18 04:21:10 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 76) to (Rev. 77)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 23:48:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 23:48:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 23:04:46 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 23:04:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 23:03:12 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 23:03:11 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 22:25:44 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 22:25:42 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 22:18:32 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 22:18:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:25:51 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:25:49 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:24:40 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:24:39 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:09:19 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:09:18 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:09:08 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 20:09:07 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 19:06:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 19:06:33 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 19:06:18 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 19:06:16 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:30:49 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 76)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:30:48 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 76)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:30:32 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 74) to (Rev. 76)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:30:31 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 74) to (Rev. 76)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:20:07 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 74)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:20:06 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the conversion of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0 (Rev. 74)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:19:35 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 73) to (Rev. 74)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun 17 16:19:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 73) to (Rev. 74)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 23:04:27 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 72) to (Rev. 73)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 23:04:25 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 72) to (Rev. 73)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 22:52:35 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 71) to (Rev. 72)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 22:52:32 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 71) to (Rev. 72)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 22:44:24 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 70) to (Rev. 71)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 22:44:21 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 70) to (Rev. 71)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 22:20:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 69) to (Rev. 70)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 22:20:27 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_axi_spi_interface_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_axi_spi_interface_0_0 (xilinx.com:user:axi_spi_interface:1.0) from (Rev. 69) to (Rev. 70)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 20:19:35 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 20:19:34 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 20:18:00 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 20:17:59 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 19:10:30 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 19:10:29 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 19:05:33 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 5) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 19:05:32 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 5) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 18:46:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 18:44:21 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 18:41:08 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_test_v3_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_test_v3_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 16 18:41:06 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'encoder_decoder_sim_decoder_top_v3_0_0'

1. Summary
----------

SUCCESS in the upgrade of encoder_decoder_sim_decoder_top_v3_0_0 (xilinx.com:user:decoder_top_v3:3.0) from (Rev. 3) to (Rev. 4)

