// Seed: 2076118165
module module_0 #(
    parameter id_27 = 32'd80,
    parameter id_28 = 32'd86
) (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output supply1 id_5
    , id_23,
    input tri1 id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input wor id_13,
    output supply0 id_14,
    output wire id_15,
    input wor id_16,
    input supply0 id_17,
    output supply1 id_18,
    input tri id_19,
    input supply1 id_20,
    output wor id_21
);
  assign id_21 = 1'd0;
  assign id_12 = 1 ? 1 ^ ~(id_9) : 1;
  tri id_24;
  assign id_15 = id_24;
  assign id_12 = id_17 ? 1 : 1;
  wire id_25;
  wire id_26;
  always @(*) begin
    $display;
  end
  defparam id_27.id_28 = 'd0; id_29(
      .id_0(1), .id_1(id_12), .id_2(id_23), .id_3(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri1 id_2,
    input wire id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    input uwire id_11,
    output wire id_12,
    output wire id_13
);
  id_15(
      .id_0(1), .id_1("" ^ id_10), .id_2(id_12), .id_3(1), .id_4(1), .id_5(id_6), .id_6(1)
  ); module_0(
      id_8,
      id_11,
      id_12,
      id_4,
      id_9,
      id_2,
      id_7,
      id_4,
      id_4,
      id_9,
      id_1,
      id_2,
      id_12,
      id_8,
      id_2,
      id_1,
      id_4,
      id_3,
      id_12,
      id_7,
      id_10,
      id_2
  );
  assign id_2 = 1;
endmodule
