
# ğŸ” SR Flip-Flop (Set-Reset Flip-Flop)

## ğŸ“˜ Description

The SR Flip-Flop is one of the simplest types of bistable circuits (memory elements). It stores **1 bit** of information and operates under the influence of a **clock signal**. The outputs change state only at the **positive edge of the clock**, based on the `S` (Set) and `R` (Reset) inputs.

---

## ğŸ§  Theoretical Background

### ğŸ”¹ Inputs:
- `S` â€“ Set
- `R` â€“ Reset
- `CLK` â€“ Clock signal

### ğŸ”¹ Outputs:
- `Q` â€“ Current state
- `QÌ…` â€“ Complement of current state

### ğŸ”¹ Truth Table:

| CLK (â†‘) | S | R | Q(next) | Description       |
|---------|---|---|---------|-------------------|
| 1       | 0 | 0 | Q       | No Change (Hold)  |
| 1       | 0 | 1 | 0       | Reset             |
| 1       | 1 | 0 | 1       | Set               |
| 1       | 1 | 1 | Invalid | Invalid condition |

> **Important Note:** When `S=1` and `R=1`, both Set and Reset are active, leading to an **undefined or invalid** state. This is a **limitation** of the SR Flip-Flop.

---

## ğŸ§ª Simulation Details

### âœ… Testbench Actions:
- Applies all 4 combinations of inputs `(S, R)`
- Triggers a **positive clock edge** for each test case using a `pulse_clk` task
- Generates a `.vcd` file for GTKWave visualization

### ğŸ”§ Clock Pulsing Logic (in testbench):
```verilog
task pulse_clk;
begin
    #10 clk = 1;
    #10 clk = 0;
end
endtask
````

### ğŸ§¾ Observations from Waveform:

* For `S=0, R=0`: `Q` holds previous state
* For `S=1, R=0`: `Q` is set to 1
* For `S=0, R=1`: `Q` is reset to 0
* For `S=1, R=1`: `Q` and `QÌ…` go undefined (conflict)

---

## ğŸ“ Project Directory Structure

```
15_SR_Flip_Flop/
â”œâ”€â”€ SR_Flip_Flop.v         # Behavioral Verilog design
â”œâ”€â”€ testbench.v            # Testbench for input simulation
â”œâ”€â”€ SR_Flip_Flop.vcd       # Waveform output after simulation
â”œâ”€â”€ images/
â”‚   â””â”€â”€ waveform.png       # GTKWave screenshot of results
â””â”€â”€ README.md              # Project documentation
```

---

## ğŸ› ï¸ Tools Used

* **Icarus Verilog (iverilog)** â€“ Simulation
* **GTKWave** â€“ Waveform analysis

---

## ğŸ”— Author Info

* ğŸ‘¤ [Meet Hodar](https://www.linkedin.com/in/hodar-meet-2200b1284)
* ğŸ“§ [hodarmeet99010@gmail.com](mailto:hodarmeet99010@gmail.com)

