
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5423 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1392.098 ; gain = 0.000 ; free physical = 110 ; free virtual = 3426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_change' [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/clk_change.v:22]
WARNING: [Synth 8-5788] Register clk_reg in module clk_change is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/clk_change.v:35]
WARNING: [Synth 8-5788] Register clk_counter_reg in module clk_change is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/clk_change.v:33]
WARNING: [Synth 8-5788] Register clk2_reg in module clk_change is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/clk_change.v:55]
WARNING: [Synth 8-5788] Register clk_counter2_reg in module clk_change is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/clk_change.v:53]
INFO: [Synth 8-6155] done synthesizing module 'clk_change' (1#1) [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/clk_change.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter' [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-5788] Register n2_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:37]
WARNING: [Synth 8-5788] Register number1_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:36]
WARNING: [Synth 8-5788] Register n3_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:52]
WARNING: [Synth 8-5788] Register number2_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:51]
WARNING: [Synth 8-5788] Register n4_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:66]
WARNING: [Synth 8-5788] Register number3_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:65]
WARNING: [Synth 8-5788] Register number4_reg in module counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:79]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg' [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/seg.v:23]
	Parameter NUM0 bound to: 8'b00111111 
	Parameter NUM1 bound to: 8'b00000110 
	Parameter NUM2 bound to: 8'b01011011 
	Parameter NUM3 bound to: 8'b01001111 
	Parameter NUM4 bound to: 8'b01100110 
	Parameter NUM5 bound to: 8'b01101101 
	Parameter NUM6 bound to: 8'b01111101 
	Parameter NUM7 bound to: 8'b00000111 
	Parameter NUM8 bound to: 8'b01111111 
	Parameter NUM9 bound to: 8'b01101111 
	Parameter NUMA bound to: 8'b01110111 
	Parameter NUMB bound to: 8'b01111100 
	Parameter NUMC bound to: 8'b00111001 
	Parameter NUMD bound to: 8'b01011110 
	Parameter NUME bound to: 8'b01111001 
	Parameter NUMF bound to: 8'b01110001 
	Parameter NDOT bound to: 8'b10000000 
	Parameter CSN bound to: 4'b1111 
	Parameter CS0 bound to: 4'b1110 
	Parameter CS1 bound to: 4'b1101 
	Parameter CS2 bound to: 4'b1011 
	Parameter CS3 bound to: 4'b0111 
INFO: [Synth 8-155] case statement is not full and has no default [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/seg.v:93]
WARNING: [Synth 8-6014] Unused sequential element point_reg was removed.  [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/seg.v:70]
INFO: [Synth 8-6155] done synthesizing module 'seg' (3#1) [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/sources_1/new/top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.488 ; gain = 14.391 ; free physical = 160 ; free virtual = 3439
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.488 ; gain = 14.391 ; free physical = 161 ; free virtual = 3440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1406.488 ; gain = 14.391 ; free physical = 161 ; free virtual = 3440
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc]
Finished Parsing XDC File [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2018.3/bin/clk/clk.srcs/constrs_1/new/clk_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1716.902 ; gain = 0.000 ; free physical = 111 ; free virtual = 3208
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.902 ; gain = 0.000 ; free physical = 111 ; free virtual = 3208
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.902 ; gain = 0.000 ; free physical = 111 ; free virtual = 3208
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.902 ; gain = 0.000 ; free physical = 111 ; free virtual = 3208
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.902 ; gain = 324.805 ; free physical = 177 ; free virtual = 3275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.902 ; gain = 324.805 ; free physical = 177 ; free virtual = 3275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.902 ; gain = 324.805 ; free physical = 179 ; free virtual = 3276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.902 ; gain = 324.805 ; free physical = 170 ; free virtual = 3268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_change 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
Module seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number4_reg[3] )
INFO: [Synth 8-3886] merging instance 'c1/clk_counter2_reg[1]' (FDC) to 'c1/clk_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'c1/clk_counter_reg[26]' (FDC) to 'c1/clk_counter_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s1/sseg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/n2_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/n3_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/n4_reg_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number1_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number2_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number3_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number4_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number1_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number3_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number1_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number2_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number3_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number4_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number1_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number2_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number3_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m1/number4_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[24]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_counter_reg[25]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/clk_reg_C )
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[25]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[24]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[23]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[22]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[21]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[20]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[19]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[18]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[17]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[16]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[15]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[14]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[13]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[12]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[11]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[10]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[9]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[8]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[7]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[6]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[5]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[4]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[3]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[2]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[1]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_counter_reg[0]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c1/clk_reg_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number1_reg[3]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number1_reg[2]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number1_reg[1]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number1_reg[0]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/n2_reg_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number2_reg[2]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number2_reg[1]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number2_reg[0]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/n3_reg_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number3_reg[3]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number3_reg[2]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number3_reg[1]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number3_reg[0]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/n4_reg_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number4_reg[2]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number4_reg[1]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m1/number4_reg[0]_C) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.902 ; gain = 324.805 ; free physical = 156 ; free virtual = 3258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1716.902 ; gain = 324.805 ; free physical = 111 ; free virtual = 3132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1716.902 ; gain = 324.805 ; free physical = 111 ; free virtual = 3132
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 121 ; free virtual = 3129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 122 ; free virtual = 3130
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 122 ; free virtual = 3130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 122 ; free virtual = 3130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 122 ; free virtual = 3130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 122 ; free virtual = 3130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 122 ; free virtual = 3130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |    61|
|5     |LUT3   |     2|
|6     |LUT4   |    18|
|7     |LUT5   |     1|
|8     |LUT6   |    89|
|9     |FDCE   |     2|
|10    |FDPE   |    44|
|11    |FDRE   |    13|
|12    |FDSE   |     6|
|13    |LDC    |    44|
|14    |IBUF   |     2|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   303|
|2     |  c1     |clk_change |   162|
|3     |  m1     |counter    |    90|
|4     |  s1     |seg        |    36|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.910 ; gain = 332.812 ; free physical = 122 ; free virtual = 3130
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1724.910 ; gain = 22.398 ; free physical = 176 ; free virtual = 3184
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1724.918 ; gain = 332.812 ; free physical = 176 ; free virtual = 3184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.918 ; gain = 0.000 ; free physical = 117 ; free virtual = 3128
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LDC => LDCE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1724.918 ; gain = 332.930 ; free physical = 174 ; free virtual = 3184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.918 ; gain = 0.000 ; free physical = 174 ; free virtual = 3184
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vivado/2018.3/bin/clk/clk.runs/synth_2/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 15 20:47:40 2019...
