[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~simplerFIR|simplerFIR>io_out",
    "sources":[
      "~simplerFIR|simplerFIR>io_consts_8",
      "~simplerFIR|simplerFIR>io_consts_7",
      "~simplerFIR|simplerFIR>io_consts_6",
      "~simplerFIR|simplerFIR>io_consts_5",
      "~simplerFIR|simplerFIR>io_consts_4",
      "~simplerFIR|simplerFIR>io_consts_3",
      "~simplerFIR|simplerFIR>io_consts_2",
      "~simplerFIR|simplerFIR>io_consts_0",
      "~simplerFIR|simplerFIR>io_consts_1"
    ]
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"./verilog_output"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"simplerFIR"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./verilog_output"
  }
]