#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: io_pad_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(18)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
io_pad_dffc_Q.QCK[0] (Q_FRAG)                                                        15.641    15.641
io_pad_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701    17.342
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_DAT[0] (BIDIR_CELL)                            8.196    25.538
$iopadmap$AL4S3B_FPGA_Top.io_pad[18].O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.347
out:io_pad(18)_$out.outpad[0] (.output)                                               0.000    35.347
data arrival time                                                                              35.347

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -35.347
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -35.347


#Path 2
Startpoint: io_pad_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(21)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
io_pad_dffc_Q_1.QCK[0] (Q_FRAG)                                                      15.857    15.857
io_pad_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    17.559
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_DAT[0] (BIDIR_CELL)                            6.330    23.889
$iopadmap$AL4S3B_FPGA_Top.io_pad[21].O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.698
out:io_pad(21)_$out.outpad[0] (.output)                                               0.000    33.698
data arrival time                                                                              33.698

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -33.698
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -33.698


#Path 3
Startpoint: io_pad_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : out:io_pad(22)_$out.outpad[0] (.output clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
io_pad_dffc_Q_2.QCK[0] (Q_FRAG)                                                      13.027    13.027
io_pad_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    14.728
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_DAT[0] (BIDIR_CELL)                            8.677    23.405
$iopadmap$AL4S3B_FPGA_Top.io_pad[22].O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.214
out:io_pad(22)_$out.outpad[0] (.output)                                               0.000    33.214
data arrival time                                                                              33.214

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                           0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                 0.000     0.000
data required time                                                                              0.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              0.000
data arrival time                                                                             -33.214
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -33.214


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       6.767    40.889
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    42.494
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    42.494
data arrival time                                                                                                                  42.494

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -42.494
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -25.924


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.167    40.185
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    41.791
data arrival time                                                                                                                  41.791

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -41.791
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -25.207


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.019    40.037
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.643
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    41.643
data arrival time                                                                                                                  41.643

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.464
clock uncertainty                                                                                                         0.000    16.464
cell setup time                                                                                                           0.105    16.569
data required time                                                                                                                 16.569
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.569
data arrival time                                                                                                                 -41.643
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -25.074


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : io_pad_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                       2.004    16.478
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QZ[0] (Q_FRAG) [clock-to-output]      1.701    18.179
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                             4.691    22.870
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                              0.996    23.866
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       5.214    29.080
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.305    30.385
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 3.184    33.569
io_pad_dffc_Q_1_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    34.565
io_pad_dffc_Q_1_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                           5.407    39.972
io_pad_dffc_Q_1_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            0.996    40.967
io_pad_dffc_Q_1.QD[0] (Q_FRAG)                                                                            0.000    40.967
data arrival time                                                                                                  40.967

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
io_pad_dffc_Q_1.QCK[0] (Q_FRAG)                                                                          15.857    15.857
clock uncertainty                                                                                         0.000    15.857
cell setup time                                                                                           0.105    15.963
data required time                                                                                                 15.963
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 15.963
data arrival time                                                                                                 -40.967
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -25.005


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.115    39.929
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.534
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    41.534
data arrival time                                                                                                                  41.534

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -41.534
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -24.964


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.678    39.615
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.221
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    41.221
data arrival time                                                                                                                  41.221

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -41.221
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -24.650


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.025    39.591
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.196
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    41.196
data arrival time                                                                                                                 41.196

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -41.196
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -24.626


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.421    39.543
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    41.148
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    41.148
data arrival time                                                                                                                  41.148

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -41.148
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -24.578


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : io_pad_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                       2.004    16.478
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]      1.701    18.179
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag.TSL[0] (C_FRAG)                             3.386    21.566
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                              1.593    23.159
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XA1[0] (T_FRAG)                                       4.869    28.028
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.549    29.578
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 2.827    32.405
io_pad_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    33.401
io_pad_dffc_Q_2_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                           3.184    36.585
io_pad_dffc_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            0.996    37.581
io_pad_dffc_Q_2.QD[0] (Q_FRAG)                                                                            0.000    37.581
data arrival time                                                                                                  37.581

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
io_pad_dffc_Q_2.QCK[0] (Q_FRAG)                                                                          13.027    13.027
clock uncertainty                                                                                         0.000    13.027
cell setup time                                                                                           0.105    13.132
data required time                                                                                                 13.132
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 13.132
data arrival time                                                                                                 -37.581
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -24.448


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.535    39.348
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.954
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    40.954
data arrival time                                                                                                                  40.954

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -40.954
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -24.384


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.943    38.837
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.443
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    40.443
data arrival time                                                                                                                  40.443

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -40.443
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.859


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.790    38.808
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.413
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    40.413
data arrival time                                                                                                                  40.413

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -40.413
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.843


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.902    38.796
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.402
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    40.402
data arrival time                                                                                                                  40.402

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -40.402
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.832


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                     3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                      1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                        3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                         1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                              6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                               1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.718    38.744
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.350
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000    40.350
data arrival time                                                                                                                    40.350

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.b_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                           0.000    16.465
cell setup time                                                                                                             0.105    16.570
data required time                                                                                                                   16.570
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   16.570
data arrival time                                                                                                                   -40.350
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -23.780


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.634    38.660
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.266
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    40.266
data arrival time                                                                                                                 40.266

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -40.266
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.696


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.105    38.670
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.276
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    40.276
data arrival time                                                                                                                 40.276

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                        0.000    16.478
cell setup time                                                                                                          0.105    16.583
data required time                                                                                                                16.583
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.583
data arrival time                                                                                                                -40.276
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.692


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.640    38.658
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.263
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QD[0] (Q_FRAG)                                        0.000    40.263
data arrival time                                                                                                                  40.263

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_29.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -40.263
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.680


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.748    38.642
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.247
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    40.247
data arrival time                                                                                                                  40.247

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -40.247
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.677


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.694    38.631
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.236
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    40.236
data arrival time                                                                                                                  40.236

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -40.236
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.666


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          3.600    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.406    32.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       6.245    38.629
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.235
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    40.235
data arrival time                                                                                                                  40.235

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -40.235
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.651


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.596    38.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.220
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    40.220
data arrival time                                                                                                                  40.220

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -40.220
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.636


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         3.989    31.368
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.406    32.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.814    38.588
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.193
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    40.193
data arrival time                                                                                                                  40.193

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -40.193
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.610


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.596    38.533
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.138
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    40.138
data arrival time                                                                                                                  40.138

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -40.138
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.568


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.680    38.493
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.099
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    40.099
data arrival time                                                                                                                  40.099

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.464
clock uncertainty                                                                                                         0.000    16.464
cell setup time                                                                                                           0.105    16.569
data required time                                                                                                                 16.569
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.569
data arrival time                                                                                                                 -40.099
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.529


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.382    38.409
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.014
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    40.014
data arrival time                                                                                                                 40.014

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -40.014
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.444


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.596    38.409
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    40.015
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    40.015
data arrival time                                                                                                                  40.015

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -40.015
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.431


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.497    38.335
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.941
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    39.941
data arrival time                                                                                                                  39.941

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.941
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.371


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         3.989    31.368
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.406    32.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.539    38.313
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.918
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    39.918
data arrival time                                                                                                                  39.918

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -39.918
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.335


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.266    38.293
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    39.898
data arrival time                                                                                                                 39.898

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.898
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.328


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                         6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                          1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.347    38.284
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.890
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    39.890
data arrival time                                                                                                                 39.890

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.890
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.320


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.236    38.262
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.868
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    39.868
data arrival time                                                                                                                 39.868

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.868
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.298


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.683    38.249
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.854
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    39.854
data arrival time                                                                                                                 39.854

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.854
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.284


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.197    38.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.821
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    39.821
data arrival time                                                                                                                  39.821

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.821
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.251


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                         6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                          1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.262    38.199
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.805
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    39.805
data arrival time                                                                                                                 39.805

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.805
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.235


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_5.QCK[0] (Q_FRAG)                                                13.160    13.160
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    14.861
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_2_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       4.054    18.916
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.505    20.421
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.719    26.140
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.251    27.391
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                         2.983    30.374
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.251    31.625
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   2.400    34.025
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    35.330
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q.QD[0] (Q_FRAG)                                                    0.000    35.330
data arrival time                                                                                                                                      35.330

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q.QCK[0] (Q_FRAG)                                                  12.023    12.023
clock uncertainty                                                                                                                             0.000    12.023
cell setup time                                                                                                                               0.105    12.129
data required time                                                                                                                                     12.129
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     12.129
data arrival time                                                                                                                                     -35.330
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                      -23.202


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.118    38.145
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.750
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    39.750
data arrival time                                                                                                                 39.750

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.750
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.180


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                         6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                          1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.197    38.134
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.740
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    39.740
data arrival time                                                                                                                 39.740

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.740
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -23.170


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.236    38.130
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QD[0] (Q_FRAG)                                        0.000    39.736
data arrival time                                                                                                                  39.736

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_24.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.736
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.166


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.080    38.098
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.704
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    39.704
data arrival time                                                                                                                  39.704

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.704
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.134


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.186    38.081
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.686
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QD[0] (Q_FRAG)                                        0.000    39.686
data arrival time                                                                                                                  39.686

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_27.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.686
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.116


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.263    38.077
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.682
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QD[0] (Q_FRAG)                                        0.000    39.682
data arrival time                                                                                                                  39.682

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.682
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.112


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.094    38.031
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.637
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    39.637
data arrival time                                                                                                                  39.637

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.637
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.067


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.121    38.016
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.621
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    39.621
data arrival time                                                                                                                  39.621

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.621
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.051


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.197    38.011
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.616
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    39.616
data arrival time                                                                                                                  39.616

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.616
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -23.046


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.382    37.948
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.553
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    39.553
data arrival time                                                                                                                 39.553

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                        0.000    16.478
cell setup time                                                                                                          0.105    16.583
data required time                                                                                                                16.583
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.583
data arrival time                                                                                                                -39.553
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -22.970


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                         5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                          1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.084    37.923
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.528
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    39.528
data arrival time                                                                                                                 39.528

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.528
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -22.958


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.080    37.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.499
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QD[0] (Q_FRAG)                                        0.000    39.499
data arrival time                                                                                                                  39.499

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_28.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.499
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.929


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                                1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                               1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                     3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                      1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                        3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                         1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                            5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                             1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.278    37.844
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.449
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000    39.449
data arrival time                                                                                                                    39.449

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                    0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                           13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                            1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                           0.000    16.465
cell setup time                                                                                                             0.105    16.570
data required time                                                                                                                   16.570
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   16.570
data arrival time                                                                                                                   -39.449
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -22.879


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                           6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                            1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.830    37.857
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.462
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    39.462
data arrival time                                                                                                                 39.462

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                        0.000    16.478
cell setup time                                                                                                          0.105    16.583
data required time                                                                                                                16.583
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.583
data arrival time                                                                                                                -39.462
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -22.879


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XSL[0] (T_FRAG)                          6.234    33.612
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3.t_frag.XZ[0] (T_FRAG)                           1.406    35.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.792    37.810
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.416
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QD[0] (Q_FRAG)                                        0.000    39.416
data arrival time                                                                                                                  39.416

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_25.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.416
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.846


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.236    37.801
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    39.407
data arrival time                                                                                                                 39.407

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.407
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -22.837


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         3.989    31.368
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.406    32.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.993    37.767
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.372
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    39.372
data arrival time                                                                                                                  39.372

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -39.372
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.789


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.607    37.729
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.334
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    39.334
data arrival time                                                                                                                  39.334

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.334
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.764


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                         5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                          1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.118    37.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.289
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    39.289
data arrival time                                                                                                                 39.289

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.289
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -22.719


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.716    37.610
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.216
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QD[0] (Q_FRAG)                                        0.000    39.216
data arrival time                                                                                                                  39.216

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_30.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.216
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.646


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                         4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                          1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.472    37.605
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.211
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    39.211
data arrival time                                                                                                                 39.211

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.211
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -22.640


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.602    37.440
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.046
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    39.046
data arrival time                                                                                                                  39.046

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -39.046
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.476


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                         5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                          1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.558    37.396
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    39.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    39.002
data arrival time                                                                                                                 39.002

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -39.002
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -22.432


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XSL[0] (T_FRAG)                         6.110    33.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_11.t_frag.XZ[0] (T_FRAG)                          1.406    34.894
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.475    37.369
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.974
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    38.974
data arrival time                                                                                                                  38.974

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.974
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.404


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                           1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                 1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                         6.242    33.620
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                          1.406    35.026
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.330    37.357
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.962
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    38.962
data arrival time                                                                                                               38.962

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                      0.000    16.478
cell setup time                                                                                                        0.105    16.583
data required time                                                                                                              16.583
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              16.583
data arrival time                                                                                                              -38.962
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -22.379


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.224    37.346
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.952
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    38.952
data arrival time                                                                                                                  38.952

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -38.952
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.368


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.190    37.312
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.917
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    38.917
data arrival time                                                                                                                  38.917

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -38.917
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.334


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.159    37.281
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.887
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    38.887
data arrival time                                                                                                                  38.887

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.887
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.317


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XSL[0] (T_FRAG)                          6.153    33.531
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1.t_frag.XZ[0] (T_FRAG)                           1.406    34.937
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.330    37.267
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.873
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    38.873
data arrival time                                                                                                                  38.873

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.873
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.303


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.084    37.217
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.822
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    38.822
data arrival time                                                                                                                  38.822

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.822
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.252


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.064    37.197
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.802
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    38.802
data arrival time                                                                                                                  38.802

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.802
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.232


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.042    37.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.769
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    38.769
data arrival time                                                                                                                  38.769

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.769
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.199


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XSL[0] (T_FRAG)                          6.029    33.407
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7.t_frag.XZ[0] (T_FRAG)                           1.406    34.813
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.330    37.144
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.749
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QD[0] (Q_FRAG)                                        0.000    38.749
data arrival time                                                                                                                  38.749

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_23.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.749
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.179


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          3.600    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.406    32.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.755    37.139
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.745
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    38.745
data arrival time                                                                                                                  38.745

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.745
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.175


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.224    37.063
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.669
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    38.669
data arrival time                                                                                                                  38.669

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -38.669
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.085


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.159    36.998
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.604
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    38.604
data arrival time                                                                                                                  38.604

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.604
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -22.034


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         3.457    30.835
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.406    32.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.678    36.919
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.525
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    38.525
data arrival time                                                                                                                 38.525

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -38.525
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.955


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                           1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                 1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                   3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XSL[0] (T_FRAG)                       5.781    33.159
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_8.t_frag.XZ[0] (T_FRAG)                        1.406    34.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.330    36.896
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    38.501
data arrival time                                                                                                               38.501

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                            0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                      13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                       1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                      0.000    16.465
cell setup time                                                                                                        0.105    16.570
data required time                                                                                                              16.570
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                              16.570
data arrival time                                                                                                              -38.501
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -21.931


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                         5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                          1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.042    36.881
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.486
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    38.486
data arrival time                                                                                                                 38.486

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -38.486
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.916


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         3.457    30.835
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.406    32.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.607    36.849
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.454
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    38.454
data arrival time                                                                                                                 38.454

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -38.454
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.884


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                         4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                          1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.602    36.734
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.340
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    38.340
data arrival time                                                                                                                 38.340

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -38.340
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.770


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.558    36.690
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.296
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    38.296
data arrival time                                                                                                                  38.296

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.296
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.726


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XSL[0] (T_FRAG)                          5.338    32.716
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6.t_frag.XZ[0] (T_FRAG)                           1.406    34.122
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.475    36.596
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    38.202
data arrival time                                                                                                                  38.202

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -38.202
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.632


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          3.600    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.406    32.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.138    36.522
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.128
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    38.128
data arrival time                                                                                                                  38.128

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -38.128
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.544


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         3.457    30.835
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.406    32.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.243    36.484
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.089
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    38.089
data arrival time                                                                                                                 38.089

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -38.089
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.519


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : io_pad_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QCK[0] (Q_FRAG)                       1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_26.QZ[0] (Q_FRAG) [clock-to-output]      1.701    18.166
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                               3.330    21.496
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                1.406    22.902
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                         4.524    27.426
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.549    28.976
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   2.772    31.747
io_pad_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.305    33.053
io_pad_dffc_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                             3.213    36.266
io_pad_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              0.996    37.262
io_pad_dffc_Q.QD[0] (Q_FRAG)                                                                              0.000    37.262
data arrival time                                                                                                  37.262

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                               0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
io_pad_dffc_Q.QCK[0] (Q_FRAG)                                                                            15.641    15.641
clock uncertainty                                                                                         0.000    15.641
cell setup time                                                                                           0.105    15.746
data required time                                                                                                 15.746
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 15.746
data arrival time                                                                                                 -37.262
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -21.515


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         3.457    30.835
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.406    32.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.222    36.463
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.069
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    38.069
data arrival time                                                                                                                 38.069

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -38.069
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.499


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         3.457    30.835
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.406    32.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.214    36.455
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    38.061
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    38.061
data arrival time                                                                                                                 38.061

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -38.061
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.491


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          3.600    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.406    32.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.994    36.379
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.984
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    37.984
data arrival time                                                                                                                  37.984

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.984
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.414


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                         4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                          1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.159    36.292
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.898
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    37.898
data arrival time                                                                                                                 37.898

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                        0.000    16.465
cell setup time                                                                                                          0.105    16.570
data required time                                                                                                                16.570
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.570
data arrival time                                                                                                                -37.898
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -21.328


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.042    36.175
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.780
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    37.780
data arrival time                                                                                                                  37.780

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.780
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.210


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XSL[0] (T_FRAG)                          5.055    32.433
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5.t_frag.XZ[0] (T_FRAG)                           1.406    33.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.330    36.169
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.775
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    37.775
data arrival time                                                                                                                  37.775

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.775
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.205


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          3.600    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.406    32.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.689    36.073
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.679
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    37.679
data arrival time                                                                                                                  37.679

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                         0.000    16.478
cell setup time                                                                                                           0.105    16.583
data required time                                                                                                                 16.583
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.583
data arrival time                                                                                                                 -37.679
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.096


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         3.989    31.368
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.406    32.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.235    36.008
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    37.614
data arrival time                                                                                                                  37.614

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.614
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.044


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         3.989    31.368
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.406    32.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.224    35.998
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.603
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    37.603
data arrival time                                                                                                                  37.603

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.603
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -21.033


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          3.600    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.406    32.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.519    35.904
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.509
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    37.509
data arrival time                                                                                                                  37.509

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.509
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -20.939


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_5.QCK[0] (Q_FRAG)                                                13.160    13.160
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    14.861
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_2_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       4.054    18.916
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT2_O_2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.505    20.421
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.719    26.140
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.251    27.391
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   3.494    30.885
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    32.190
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_1.QD[0] (Q_FRAG)                                                  0.000    32.190
data arrival time                                                                                                                                      32.190

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.r_ONION_PWM.clk_counter_dffc_Q_1.QCK[0] (Q_FRAG)                                                11.163    11.163
clock uncertainty                                                                                                                             0.000    11.163
cell setup time                                                                                                                               0.105    11.269
data required time                                                                                                                                     11.269
-------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                     11.269
data arrival time                                                                                                                                     -32.190
-------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                      -20.922


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         3.989    31.368
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.406    32.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.042    35.816
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.421
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    37.421
data arrival time                                                                                                                  37.421

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.421
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -20.851


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XSL[0] (T_FRAG)                         3.989    31.368
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_10.t_frag.XZ[0] (T_FRAG)                          1.406    32.774
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.924    35.698
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.303
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    37.303
data arrival time                                                                                                                  37.303

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.303
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -20.733


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XSL[0] (T_FRAG)                          3.600    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2.t_frag.XZ[0] (T_FRAG)                           1.406    32.384
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.121    35.506
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    37.111
data arrival time                                                                                                                  37.111

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_2_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.111
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -20.541


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                             1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                     3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XSL[0] (T_FRAG)                         3.457    30.835
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4.t_frag.XZ[0] (T_FRAG)                          1.406    32.241
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.262    35.504
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.109
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    37.109
data arrival time                                                                                                                 37.109

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                 0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                        13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_1_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       2.004    16.478
clock uncertainty                                                                                                        0.000    16.478
cell setup time                                                                                                          0.105    16.583
data required time                                                                                                                16.583
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                16.583
data arrival time                                                                                                                -37.109
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -20.526


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QCK[0] (Q_FRAG)                                              1.990    16.465
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_ACK_o_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                             1.701    18.166
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                   3.140    21.306
u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                    1.251    22.557
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      3.228    25.785
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593    27.378
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XSL[0] (T_FRAG)                          4.349    31.727
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_9.t_frag.XZ[0] (T_FRAG)                           1.406    33.133
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.330    35.463
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    37.069
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    37.069
data arrival time                                                                                                                  37.069

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                  0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                         13.263    13.263
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                          1.211    14.474
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_PWMCTRL.PWM_0_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.465
clock uncertainty                                                                                                         0.000    16.465
cell setup time                                                                                                           0.105    16.570
data required time                                                                                                                 16.570
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 16.570
data arrival time                                                                                                                 -37.069
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                  -20.499


#End of timing report
