tests:
- name: ldrb_1
  bytes: [0xe0, 0xdb, 0x62, 0x38]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "sp"
      nextln:   v1 = i32.read_reg "x2"
      nextln:   v2 = i32.trunc_i64 v1
      nextln:   v3 = i64.sext_i32 v2
      nextln:   v4 = i64.wrapping_add v0, v3
      nextln:   v5 = i8.load v4
      nextln:   v6 = i32.zext_i8 v5
      nextln:   i32.write_reg v6, "x0"
- name: ldrb_2
  bytes: [0x20, 0xd8, 0x62, 0x38]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.read_reg "x2"
      nextln:   v2 = i32.trunc_i64 v1
      nextln:   v3 = i64.sext_i32 v2
      nextln:   v4 = i64.wrapping_add v0, v3
      nextln:   v5 = i8.load v4
      nextln:   v6 = i32.zext_i8 v5
      nextln:   i32.write_reg v6, "x0"
- name: ldrb_3
  bytes: [0x20, 0x58, 0x62, 0x38]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.read_reg "x2"
      nextln:   v2 = i64.wrapping_add v0, v1
      nextln:   v3 = i8.load v2
      nextln:   v4 = i32.zext_i8 v3
      nextln:   i32.write_reg v4, "x0"
