#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaae50162d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaae4ff9be0 .scope autofunction.vec4.s32, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaae50162d0;
 .timescale 0 0;
v0xaaaae4f41940_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaae4ff9be0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaae4f41940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 1410065408, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaae50016d0 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaae507d300_0 .var "clock", 0 0;
v0xaaaae507d3c0_0 .net "count_out", 63 0, L_0xaaaae50a3aa0;  1 drivers
v0xaaaae507d480_0 .net "count_out_valid", 0 0, L_0xaaaae50a3c50;  1 drivers
v0xaaaae507d580_0 .var/2u "cum_sum", 63 0;
v0xaaaae507d620_0 .var/2u "end_count", 63 0;
v0xaaaae507d730_0 .var "n_in", 31 0;
v0xaaaae507d7f0_0 .var "reset", 0 0;
v0xaaaae507d890_0 .var/2u "start_count", 63 0;
v0xaaaae507d970_0 .var/2u "tmp_sum", 63 0;
v0xaaaae507da50_0 .var/2u "total_sum", 63 0;
S_0xaaaae5031180 .scope module, "dut" "count_combs" 4 8, 5 3 0, S_0xaaaae50016d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /OUTPUT 1 "count_out_valid";
    .port_info 4 /OUTPUT 64 "count_out";
L_0xffff81e57030 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae507c070_0 .net/2s *"_ivl_21", 31 0, L_0xffff81e57030;  1 drivers
L_0xffff81e57078 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaae507c150_0 .net/2u *"_ivl_25", 3 0, L_0xffff81e57078;  1 drivers
v0xaaaae507c230_0 .net "clock", 0 0, v0xaaaae507d300_0;  1 drivers
v0xaaaae507c2d0_0 .net "count_out", 63 0, L_0xaaaae50a3aa0;  alias, 1 drivers
v0xaaaae507c390_0 .net "count_out_valid", 0 0, L_0xaaaae50a3c50;  alias, 1 drivers
v0xaaaae507c4a0_0 .net "digs_out", 3 0, v0xaaaae507b990_0;  1 drivers
v0xaaaae507c560 .array "gc_outs", 2 10;
v0xaaaae507c560_0 .net v0xaaaae507c560 0, 63 0, L_0xaaaae508fc00; 1 drivers
v0xaaaae507c560_1 .net v0xaaaae507c560 1, 63 0, L_0xaaaae5092240; 1 drivers
v0xaaaae507c560_2 .net v0xaaaae507c560 2, 63 0, L_0xaaaae5094880; 1 drivers
v0xaaaae507c560_3 .net v0xaaaae507c560 3, 63 0, L_0xaaaae50971d0; 1 drivers
v0xaaaae507c560_4 .net v0xaaaae507c560 4, 63 0, L_0xaaaae5099710; 1 drivers
v0xaaaae507c560_5 .net v0xaaaae507c560 5, 63 0, L_0xaaaae509bc50; 1 drivers
v0xaaaae507c560_6 .net v0xaaaae507c560 6, 63 0, L_0xaaaae509e9a0; 1 drivers
v0xaaaae507c560_7 .net v0xaaaae507c560 7, 63 0, L_0xaaaae50a0ee0; 1 drivers
v0xaaaae507c560_8 .net v0xaaaae507c560 8, 63 0, L_0xaaaae50a33e0; 1 drivers
v0xaaaae507c7f0_0 .net "gc_valid", 10 2, L_0xaaaae50a36d0;  1 drivers
v0xaaaae507c890_0 .net "n_in", 31 0, v0xaaaae507d730_0;  1 drivers
v0xaaaae507c930_0 .net "pref_out", 63 0, v0xaaaae507bf30_0;  1 drivers
v0xaaaae507ca00_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  1 drivers
v0xaaaae507caa0 .array "stage1", 4 0, 63 0;
v0xaaaae507cb40 .array "stage2", 2 0, 63 0;
v0xaaaae507cbe0 .array "stage3", 1 0, 63 0;
v0xaaaae507cc80_0 .var "stage4", 63 0;
v0xaaaae507cd20_0 .var/2s "stage_count", 31 0;
LS_0xaaaae50a36d0_0_0 .concat8 [ 1 1 1 1], L_0xaaaae508fe30, L_0xaaaae5092470, L_0xaaaae5094ab0, L_0xaaaae5097400;
LS_0xaaaae50a36d0_0_4 .concat8 [ 1 1 1 1], L_0xaaaae5099940, L_0xaaaae509be80, L_0xaaaae509ebd0, L_0xaaaae50a1110;
LS_0xaaaae50a36d0_0_8 .concat8 [ 1 0 0 0], L_0xaaaae50a3610;
L_0xaaaae50a36d0 .concat8 [ 4 4 1 0], LS_0xaaaae50a36d0_0_0, LS_0xaaaae50a36d0_0_4, LS_0xaaaae50a36d0_0_8;
L_0xaaaae50a3aa0 .arith/sum 64, v0xaaaae507cc80_0, v0xaaaae507bf30_0;
L_0xaaaae50a3c50 .cmp/ge.s 32, v0xaaaae507cd20_0, L_0xffff81e57030;
L_0xaaaae50a3d90 .arith/sub 4, v0xaaaae507b990_0, L_0xffff81e57078;
S_0xaaaae5031400 .scope generate, "genblk1[2]" "genblk1[2]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae5031620 .param/l "i" 0 5 22, +C4<010>;
S_0xaaaae5031700 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5031400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae50318e0 .param/l "group_count_n" 0 6 46, +C4<0010>;
L_0xaaaae508fa50 .functor AND 1, L_0xaaaae508e1d0, L_0xaaaae4f35e80, C4<1>, C4<1>;
L_0xaaaae508fe30 .functor AND 1, L_0xaaaae508fa50, L_0xaaaae508f6e0, C4<1>, C4<1>;
v0xaaaae5036b60_0 .var "M", 31 0;
v0xaaaae5036c60_0 .var "M_reg", 31 0;
v0xaaaae5036d40_0 .var "N", 31 0;
v0xaaaae5036e30_0 .var "N_reg", 31 0;
v0xaaaae5036f10_0 .var "S", 31 0;
v0xaaaae5036ff0_0 .var "S_reg", 31 0;
L_0xffff81e54018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaae50370d0_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e54018;  1 drivers
L_0xffff81e540a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50371b0_0 .net *"_ivl_11", 27 0, L_0xffff81e540a8;  1 drivers
L_0xffff81e540f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5037290_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e540f0;  1 drivers
L_0xffff81e54138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5037370_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e54138;  1 drivers
v0xaaaae5037450_0 .net *"_ivl_2", 3 0, L_0xaaaae507db30;  1 drivers
L_0xffff81e54180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5037530_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e54180;  1 drivers
v0xaaaae5037610_0 .net *"_ivl_24", 63 0, L_0xaaaae508f9b0;  1 drivers
v0xaaaae50376f0_0 .net *"_ivl_26", 63 0, L_0xaaaae508fac0;  1 drivers
L_0xffff81e54528 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50377d0_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e54528;  1 drivers
v0xaaaae50378b0_0 .net *"_ivl_32", 0 0, L_0xaaaae508fa50;  1 drivers
L_0xffff81e54060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5037990_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e54060;  1 drivers
v0xaaaae5037a70_0 .net *"_ivl_8", 31 0, L_0xaaaae507dd70;  1 drivers
v0xaaaae5037b50_0 .net "block_size", 31 0, L_0xaaaae508ded0;  1 drivers
v0xaaaae5037c10_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5037cb0_0 .var "cur_base", 31 0;
v0xaaaae5037da0_0 .net "cur_base_valid", 0 0, L_0xaaaae508e090;  1 drivers
v0xaaaae5037e40_0 .net "group_count_out", 63 0, L_0xaaaae508fc00;  alias, 1 drivers
v0xaaaae5037f00_0 .net "group_count_out_valid", 0 0, L_0xaaaae508fe30;  1 drivers
v0xaaaae5037fc0_0 .net "group_en", 0 0, L_0xaaaae507dc00;  1 drivers
v0xaaaae5038080_0 .var/2u "k", 31 0;
v0xaaaae5038160_0 .var "lb", 31 0;
v0xaaaae5038240_0 .var "lb_reg", 31 0;
v0xaaaae5038320_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae5038400_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae50384e0_0 .var/2u "pow_m", 31 0;
v0xaaaae50385c0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae508ecc0;  1 drivers
v0xaaaae5038680_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae4f35e80;  1 drivers
v0xaaaae5038960_0 .net "prim_sub_out_2", 63 0, L_0xaaaae508f870;  1 drivers
v0xaaaae5038a30_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae508f6e0;  1 drivers
v0xaaaae5038b00_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5038bd0_0 .var "tmp_sum", 63 0;
v0xaaaae5038c70_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5038d10_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5038df0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae508e1d0;  1 drivers
v0xaaaae5038eb0_0 .var "ub", 31 0;
v0xaaaae5038fc0_0 .var "ub_cand_0", 31 0;
v0xaaaae50390a0_0 .var "ub_cand_1", 31 0;
v0xaaaae5039180_0 .var "ub_reg", 31 0;
E_0xaaaae4e97280/0 .event edge, v0xaaaae5038240_0, v0xaaaae5039180_0, v0xaaaae5036ff0_0, v0xaaaae5036e30_0;
E_0xaaaae4e97280/1 .event edge, v0xaaaae5033170_0, v0xaaaae5036c60_0;
E_0xaaaae4e97280 .event/or E_0xaaaae4e97280/0, E_0xaaaae4e97280/1;
E_0xaaaae4e936f0 .event edge, v0xaaaae5032fd0_0, v0xaaaae5038400_0, v0xaaaae5033170_0;
L_0xaaaae507db30 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e54018;
L_0xaaaae507dc00 .cmp/eq 4, L_0xaaaae507db30, L_0xffff81e54060;
L_0xaaaae507dd70 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e540a8;
L_0xaaaae508ded0 .arith/div 32, L_0xaaaae507dd70, L_0xffff81e540f0;
L_0xaaaae508e090 .cmp/gt 32, v0xaaaae5038080_0, L_0xffff81e54138;
L_0xaaaae508e1d0 .cmp/eq 32, v0xaaaae5038c70_0, L_0xffff81e54180;
L_0xaaaae508f9b0 .arith/sub 64, v0xaaaae5038d10_0, L_0xaaaae508ecc0;
L_0xaaaae508fac0 .arith/sub 64, L_0xaaaae508f9b0, L_0xaaaae508f870;
L_0xaaaae508fc00 .functor MUXZ 64, L_0xffff81e54528, L_0xaaaae508fac0, L_0xaaaae507dc00, C4<>;
S_0xaaaae5031a20 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5031700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5031c20 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae4f417e0 .functor AND 1, L_0xaaaae508e3a0, L_0xaaaae508e5a0, C4<1>, C4<1>;
L_0xaaaae4f45070 .functor AND 1, L_0xaaaae508e800, L_0xaaaae508e090, C4<1>, C4<1>;
L_0xaaaae4f341e0 .functor NOT 1, L_0xaaaae4f417e0, C4<0>, C4<0>, C4<0>;
L_0xaaaae4f35e80 .functor OR 1, L_0xaaaae508e970, L_0xaaaae4f341e0, C4<0>, C4<0>;
v0xaaaae4f35fa0_0 .var "BM", 31 0;
v0xaaaae4f38470_0 .var "BM_reg", 31 0;
v0xaaaae4f2e0f0_0 .var "M", 31 0;
v0xaaaae4f24fc0_0 .var "M_reg", 31 0;
v0xaaaae5031f60_0 .var "N", 31 0;
v0xaaaae5032090_0 .var "N_reg", 31 0;
v0xaaaae5032170_0 .var "PS", 63 0;
v0xaaaae5032250_0 .var "PS_reg", 63 0;
v0xaaaae5032330_0 .var "S", 31 0;
v0xaaaae5032410_0 .var "S_reg", 31 0;
L_0xffff81e541c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae50324f0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e541c8;  1 drivers
v0xaaaae50325d0_0 .net *"_ivl_10", 0 0, L_0xaaaae508e5a0;  1 drivers
L_0xffff81e542a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5032690_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e542a0;  1 drivers
v0xaaaae5032770_0 .net *"_ivl_16", 31 0, L_0xaaaae508e6e0;  1 drivers
v0xaaaae5032850_0 .net *"_ivl_18", 0 0, L_0xaaaae508e800;  1 drivers
v0xaaaae5032910_0 .net *"_ivl_2", 31 0, L_0xaaaae508e300;  1 drivers
L_0xffff81e542e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae50329f0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e542e8;  1 drivers
v0xaaaae5032ad0_0 .net *"_ivl_24", 0 0, L_0xaaaae508e970;  1 drivers
v0xaaaae5032b90_0 .net *"_ivl_26", 0 0, L_0xaaaae4f341e0;  1 drivers
L_0xffff81e54330 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5032c70_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e54330;  1 drivers
L_0xffff81e54210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5032d50_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e54210;  1 drivers
v0xaaaae5032e30_0 .net *"_ivl_6", 0 0, L_0xaaaae508e3a0;  1 drivers
L_0xffff81e54258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5032ef0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e54258;  1 drivers
v0xaaaae5032fd0_0 .net "block_size_in", 31 0, L_0xaaaae508ded0;  alias, 1 drivers
v0xaaaae50330b0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5033170_0 .net "cur_base_in", 31 0, v0xaaaae5037cb0_0;  1 drivers
v0xaaaae5033250_0 .net "cur_base_valid", 0 0, L_0xaaaae508e090;  alias, 1 drivers
v0xaaaae5033310_0 .var/2u "k", 31 0;
v0xaaaae50333f0_0 .var "lb_r", 31 0;
v0xaaaae50334d0_0 .var "lb_r_reg", 31 0;
v0xaaaae50335b0_0 .var/2u "pow_m", 31 0;
v0xaaaae5033690_0 .net "prim_en", 0 0, L_0xaaaae4f417e0;  1 drivers
v0xaaaae5033750_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5033a40_0 .net "prim_sub_out", 63 0, L_0xaaaae508ecc0;  alias, 1 drivers
v0xaaaae5033b20_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae4f35e80;  alias, 1 drivers
v0xaaaae5033be0_0 .var "rep_base", 31 0;
v0xaaaae5033cc0_0 .net "rep_base_valid", 0 0, L_0xaaaae4f45070;  1 drivers
v0xaaaae5033d80_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5033e40_0 .net "ub_in", 31 0, v0xaaaae5038eb0_0;  1 drivers
v0xaaaae5033f20_0 .var "ub_r", 31 0;
v0xaaaae5034000_0 .var "ub_r_reg", 31 0;
E_0xaaaae4e6ae70 .event posedge, v0xaaaae50330b0_0;
E_0xaaaae5028830/0 .event edge, v0xaaaae5033e40_0, v0xaaaae5033be0_0, v0xaaaae50334d0_0, v0xaaaae5034000_0;
E_0xaaaae5028830/1 .event edge, v0xaaaae5032410_0, v0xaaaae5032090_0, v0xaaaae5033170_0;
E_0xaaaae5028830 .event/or E_0xaaaae5028830/0, E_0xaaaae5028830/1;
L_0xaaaae508e300 .arith/mod 32, L_0xaaaae508ded0, L_0xffff81e541c8;
L_0xaaaae508e3a0 .cmp/eq 32, L_0xaaaae508e300, L_0xffff81e54210;
L_0xaaaae508e5a0 .cmp/gt 32, L_0xaaaae508ded0, L_0xffff81e54258;
L_0xaaaae508e6e0 .arith/div 32, L_0xaaaae508ded0, L_0xffff81e542a0;
L_0xaaaae508e800 .cmp/gt 32, v0xaaaae5033310_0, L_0xaaaae508e6e0;
L_0xaaaae508e970 .cmp/eq 32, v0xaaaae5033750_0, L_0xffff81e542e8;
L_0xaaaae508ecc0 .functor MUXZ 64, L_0xffff81e54330, v0xaaaae5032250_0, L_0xaaaae4f417e0, C4<>;
S_0xaaaae50341e0 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae5031700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5034390 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae4f38290 .functor AND 1, L_0xaaaae508eef0, L_0xaaaae508f030, C4<1>, C4<1>;
o0xffff81e9de28 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae4f2df90 .functor AND 1, L_0xaaaae508f2e0, o0xffff81e9de28, C4<1>, C4<1>;
L_0xaaaae4f24e60 .functor NOT 1, L_0xaaaae4f38290, C4<0>, C4<0>, C4<0>;
L_0xaaaae508f6e0 .functor OR 1, L_0xaaaae508f530, L_0xaaaae4f24e60, C4<0>, C4<0>;
v0xaaaae50345f0_0 .var "BM", 31 0;
v0xaaaae50346f0_0 .var "BM_reg", 31 0;
v0xaaaae50347d0_0 .var "M", 31 0;
v0xaaaae5034890_0 .var "M_reg", 31 0;
v0xaaaae5034970_0 .var "N", 31 0;
v0xaaaae5034aa0_0 .var "N_reg", 31 0;
v0xaaaae5034b80_0 .var "PS", 63 0;
v0xaaaae5034c60_0 .var "PS_reg", 63 0;
v0xaaaae5034d40_0 .var "S", 31 0;
v0xaaaae5034e20_0 .var "S_reg", 31 0;
L_0xffff81e54378 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5034f00_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e54378;  1 drivers
v0xaaaae5034fe0_0 .net *"_ivl_10", 0 0, L_0xaaaae508f030;  1 drivers
L_0xffff81e54450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae50350a0_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e54450;  1 drivers
v0xaaaae5035180_0 .net *"_ivl_16", 31 0, L_0xaaaae508f1c0;  1 drivers
v0xaaaae5035260_0 .net *"_ivl_18", 0 0, L_0xaaaae508f2e0;  1 drivers
v0xaaaae5035320_0 .net *"_ivl_2", 31 0, L_0xaaaae508ee00;  1 drivers
L_0xffff81e54498 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5035400_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e54498;  1 drivers
v0xaaaae50354e0_0 .net *"_ivl_24", 0 0, L_0xaaaae508f530;  1 drivers
v0xaaaae50355a0_0 .net *"_ivl_26", 0 0, L_0xaaaae4f24e60;  1 drivers
L_0xffff81e544e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5035680_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e544e0;  1 drivers
L_0xffff81e543c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5035760_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e543c0;  1 drivers
v0xaaaae5035840_0 .net *"_ivl_6", 0 0, L_0xaaaae508eef0;  1 drivers
L_0xffff81e54408 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5035900_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e54408;  1 drivers
v0xaaaae50359e0_0 .net "block_size_in", 31 0, L_0xaaaae508ded0;  alias, 1 drivers
o0xffff81e9ddf8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5035aa0_0 .net "clock", 0 0, o0xffff81e9ddf8;  0 drivers
v0xaaaae5035b40_0 .net "cur_base_in", 31 0, v0xaaaae5037cb0_0;  alias, 1 drivers
v0xaaaae5035c00_0 .net "cur_base_valid", 0 0, o0xffff81e9de28;  0 drivers
v0xaaaae5035ca0_0 .var/2u "k", 31 0;
v0xaaaae5035d80_0 .var "lb_r", 31 0;
v0xaaaae5035e60_0 .var "lb_r_reg", 31 0;
v0xaaaae5035f40_0 .var/2u "pow_m", 31 0;
v0xaaaae5036020_0 .net "prim_en", 0 0, L_0xaaaae4f38290;  1 drivers
v0xaaaae50360e0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae50363d0_0 .net "prim_sub_out", 63 0, L_0xaaaae508f870;  alias, 1 drivers
v0xaaaae50364b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae508f6e0;  alias, 1 drivers
v0xaaaae5036570_0 .var "rep_base", 31 0;
v0xaaaae5036650_0 .net "rep_base_valid", 0 0, L_0xaaaae4f2df90;  1 drivers
o0xffff81e9e038 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5036710_0 .net "reset", 0 0, o0xffff81e9e038;  0 drivers
v0xaaaae50367d0_0 .net "ub_in", 31 0, v0xaaaae5038eb0_0;  alias, 1 drivers
v0xaaaae50368c0_0 .var "ub_r", 31 0;
v0xaaaae5036980_0 .var "ub_r_reg", 31 0;
E_0xaaaae5028a80 .event posedge, v0xaaaae5035aa0_0;
E_0xaaaae5034570/0 .event edge, v0xaaaae5033e40_0, v0xaaaae5036570_0, v0xaaaae5035e60_0, v0xaaaae5036980_0;
E_0xaaaae5034570/1 .event edge, v0xaaaae5034e20_0, v0xaaaae5034aa0_0, v0xaaaae5033170_0;
E_0xaaaae5034570 .event/or E_0xaaaae5034570/0, E_0xaaaae5034570/1;
L_0xaaaae508ee00 .arith/mod 32, L_0xaaaae508ded0, L_0xffff81e54378;
L_0xaaaae508eef0 .cmp/eq 32, L_0xaaaae508ee00, L_0xffff81e543c0;
L_0xaaaae508f030 .cmp/gt 32, L_0xaaaae508ded0, L_0xffff81e54408;
L_0xaaaae508f1c0 .arith/div 32, L_0xaaaae508ded0, L_0xffff81e54450;
L_0xaaaae508f2e0 .cmp/gt 32, v0xaaaae5035ca0_0, L_0xaaaae508f1c0;
L_0xaaaae508f530 .cmp/eq 32, v0xaaaae50360e0_0, L_0xffff81e54498;
L_0xaaaae508f870 .functor MUXZ 64, L_0xffff81e544e0, v0xaaaae5034c60_0, L_0xaaaae4f38290, C4<>;
S_0xaaaae5039360 .scope generate, "genblk1[3]" "genblk1[3]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae5039580 .param/l "i" 0 5 22, +C4<011>;
S_0xaaaae5039640 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5039360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5039820 .param/l "group_count_n" 0 6 46, +C4<0011>;
L_0xaaaae5092090 .functor AND 1, L_0xaaaae50904c0, L_0xaaaae5090ef0, C4<1>, C4<1>;
L_0xaaaae5092470 .functor AND 1, L_0xaaaae5092090, L_0xaaaae5091d20, C4<1>, C4<1>;
v0xaaaae503ef30_0 .var "M", 31 0;
v0xaaaae503f030_0 .var "M_reg", 31 0;
v0xaaaae503f110_0 .var "N", 31 0;
v0xaaaae503f200_0 .var "N_reg", 31 0;
v0xaaaae503f2e0_0 .var "S", 31 0;
v0xaaaae503f3c0_0 .var "S_reg", 31 0;
L_0xffff81e54570 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xaaaae503f4a0_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e54570;  1 drivers
L_0xffff81e54600 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae503f580_0 .net *"_ivl_11", 27 0, L_0xffff81e54600;  1 drivers
L_0xffff81e54648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae503f660_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e54648;  1 drivers
L_0xffff81e54690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae503f740_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e54690;  1 drivers
v0xaaaae503f820_0 .net *"_ivl_2", 3 0, L_0xaaaae508fef0;  1 drivers
L_0xffff81e546d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae503f900_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e546d8;  1 drivers
v0xaaaae503f9e0_0 .net *"_ivl_24", 63 0, L_0xaaaae5091ff0;  1 drivers
v0xaaaae503fac0_0 .net *"_ivl_26", 63 0, L_0xaaaae5092100;  1 drivers
L_0xffff81e54a80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae503fba0_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e54a80;  1 drivers
v0xaaaae503fc80_0 .net *"_ivl_32", 0 0, L_0xaaaae5092090;  1 drivers
L_0xffff81e545b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae503fd60_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e545b8;  1 drivers
v0xaaaae503fe40_0 .net *"_ivl_8", 31 0, L_0xaaaae5090120;  1 drivers
v0xaaaae503ff20_0 .net "block_size", 31 0, L_0xaaaae5090210;  1 drivers
v0xaaaae503ffe0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5040080_0 .var "cur_base", 31 0;
v0xaaaae5040190_0 .net "cur_base_valid", 0 0, L_0xaaaae5090380;  1 drivers
v0xaaaae5040230_0 .net "group_count_out", 63 0, L_0xaaaae5092240;  alias, 1 drivers
v0xaaaae50402f0_0 .net "group_count_out_valid", 0 0, L_0xaaaae5092470;  1 drivers
v0xaaaae50403b0_0 .net "group_en", 0 0, L_0xaaaae508ffe0;  1 drivers
v0xaaaae5040470_0 .var/2u "k", 31 0;
v0xaaaae5040550_0 .var "lb", 31 0;
v0xaaaae5040630_0 .var "lb_reg", 31 0;
v0xaaaae5040710_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae50407d0_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae5040870_0 .var/2u "pow_m", 31 0;
v0xaaaae5040930_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5091080;  1 drivers
v0xaaaae5040a20_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5090ef0;  1 drivers
v0xaaaae5040d00_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5091eb0;  1 drivers
v0xaaaae5040dd0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5091d20;  1 drivers
v0xaaaae5040ea0_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5040f40_0 .var "tmp_sum", 63 0;
v0xaaaae5040fe0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae50410a0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5041180_0 .net "tmp_sum_valid", 0 0, L_0xaaaae50904c0;  1 drivers
v0xaaaae5041240_0 .var "ub", 31 0;
v0xaaaae5041350_0 .var "ub_cand_0", 31 0;
v0xaaaae5041430_0 .var "ub_cand_1", 31 0;
v0xaaaae5041510_0 .var "ub_reg", 31 0;
E_0xaaaae50399a0/0 .event edge, v0xaaaae5040630_0, v0xaaaae5041510_0, v0xaaaae503f3c0_0, v0xaaaae503f200_0;
E_0xaaaae50399a0/1 .event edge, v0xaaaae503b480_0, v0xaaaae503f030_0;
E_0xaaaae50399a0 .event/or E_0xaaaae50399a0/0, E_0xaaaae50399a0/1;
E_0xaaaae5039a20 .event edge, v0xaaaae503b300_0, v0xaaaae5038400_0, v0xaaaae503b480_0;
L_0xaaaae508fef0 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e54570;
L_0xaaaae508ffe0 .cmp/eq 4, L_0xaaaae508fef0, L_0xffff81e545b8;
L_0xaaaae5090120 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e54600;
L_0xaaaae5090210 .arith/div 32, L_0xaaaae5090120, L_0xffff81e54648;
L_0xaaaae5090380 .cmp/gt 32, v0xaaaae5040470_0, L_0xffff81e54690;
L_0xaaaae50904c0 .cmp/eq 32, v0xaaaae5040fe0_0, L_0xffff81e546d8;
L_0xaaaae5091ff0 .arith/sub 64, v0xaaaae50410a0_0, L_0xaaaae5091080;
L_0xaaaae5092100 .arith/sub 64, L_0xaaaae5091ff0, L_0xaaaae5091eb0;
L_0xaaaae5092240 .functor MUXZ 64, L_0xffff81e54a80, L_0xaaaae5092100, L_0xaaaae508ffe0, C4<>;
S_0xaaaae5039a80 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5039640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5039c80 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae50908c0 .functor AND 1, L_0xaaaae5090690, L_0xaaaae50907d0, C4<1>, C4<1>;
L_0xaaaae5090be0 .functor AND 1, L_0xaaaae5090af0, L_0xaaaae5090380, C4<1>, C4<1>;
L_0xaaaae5090e30 .functor NOT 1, L_0xaaaae50908c0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5090ef0 .functor OR 1, L_0xaaaae5090ca0, L_0xaaaae5090e30, C4<0>, C4<0>;
v0xaaaae5039ee0_0 .var "BM", 31 0;
v0xaaaae5039fe0_0 .var "BM_reg", 31 0;
v0xaaaae503a0c0_0 .var "M", 31 0;
v0xaaaae503a1b0_0 .var "M_reg", 31 0;
v0xaaaae503a290_0 .var "N", 31 0;
v0xaaaae503a3c0_0 .var "N_reg", 31 0;
v0xaaaae503a4a0_0 .var "PS", 63 0;
v0xaaaae503a580_0 .var "PS_reg", 63 0;
v0xaaaae503a660_0 .var "S", 31 0;
v0xaaaae503a740_0 .var "S_reg", 31 0;
L_0xffff81e54720 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae503a820_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e54720;  1 drivers
v0xaaaae503a900_0 .net *"_ivl_10", 0 0, L_0xaaaae50907d0;  1 drivers
L_0xffff81e547f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae503a9c0_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e547f8;  1 drivers
v0xaaaae503aaa0_0 .net *"_ivl_16", 31 0, L_0xaaaae50909d0;  1 drivers
v0xaaaae503ab80_0 .net *"_ivl_18", 0 0, L_0xaaaae5090af0;  1 drivers
v0xaaaae503ac40_0 .net *"_ivl_2", 31 0, L_0xaaaae50905f0;  1 drivers
L_0xffff81e54840 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae503ad20_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e54840;  1 drivers
v0xaaaae503ae00_0 .net *"_ivl_24", 0 0, L_0xaaaae5090ca0;  1 drivers
v0xaaaae503aec0_0 .net *"_ivl_26", 0 0, L_0xaaaae5090e30;  1 drivers
L_0xffff81e54888 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae503afa0_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e54888;  1 drivers
L_0xffff81e54768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae503b080_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e54768;  1 drivers
v0xaaaae503b160_0 .net *"_ivl_6", 0 0, L_0xaaaae5090690;  1 drivers
L_0xffff81e547b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae503b220_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e547b0;  1 drivers
v0xaaaae503b300_0 .net "block_size_in", 31 0, L_0xaaaae5090210;  alias, 1 drivers
v0xaaaae503b3e0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae503b480_0 .net "cur_base_in", 31 0, v0xaaaae5040080_0;  1 drivers
v0xaaaae503b560_0 .net "cur_base_valid", 0 0, L_0xaaaae5090380;  alias, 1 drivers
v0xaaaae503b620_0 .var/2u "k", 31 0;
v0xaaaae503b700_0 .var "lb_r", 31 0;
v0xaaaae503b7e0_0 .var "lb_r_reg", 31 0;
v0xaaaae503b8c0_0 .var/2u "pow_m", 31 0;
v0xaaaae503b9a0_0 .net "prim_en", 0 0, L_0xaaaae50908c0;  1 drivers
v0xaaaae503ba60_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae503bd50_0 .net "prim_sub_out", 63 0, L_0xaaaae5091080;  alias, 1 drivers
v0xaaaae503be30_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5090ef0;  alias, 1 drivers
v0xaaaae503bef0_0 .var "rep_base", 31 0;
v0xaaaae503bfd0_0 .net "rep_base_valid", 0 0, L_0xaaaae5090be0;  1 drivers
v0xaaaae503c090_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae503c180_0 .net "ub_in", 31 0, v0xaaaae5041240_0;  1 drivers
v0xaaaae503c260_0 .var "ub_r", 31 0;
v0xaaaae503c340_0 .var "ub_r_reg", 31 0;
E_0xaaaae5039e40/0 .event edge, v0xaaaae503c180_0, v0xaaaae503bef0_0, v0xaaaae503b7e0_0, v0xaaaae503c340_0;
E_0xaaaae5039e40/1 .event edge, v0xaaaae503a740_0, v0xaaaae503a3c0_0, v0xaaaae503b480_0;
E_0xaaaae5039e40 .event/or E_0xaaaae5039e40/0, E_0xaaaae5039e40/1;
L_0xaaaae50905f0 .arith/mod 32, L_0xaaaae5090210, L_0xffff81e54720;
L_0xaaaae5090690 .cmp/eq 32, L_0xaaaae50905f0, L_0xffff81e54768;
L_0xaaaae50907d0 .cmp/gt 32, L_0xaaaae5090210, L_0xffff81e547b0;
L_0xaaaae50909d0 .arith/div 32, L_0xaaaae5090210, L_0xffff81e547f8;
L_0xaaaae5090af0 .cmp/gt 32, v0xaaaae503b620_0, L_0xaaaae50909d0;
L_0xaaaae5090ca0 .cmp/eq 32, v0xaaaae503ba60_0, L_0xffff81e54840;
L_0xaaaae5091080 .functor MUXZ 64, L_0xffff81e54888, v0xaaaae503a580_0, L_0xaaaae50908c0, C4<>;
S_0xaaaae503c570 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae5039640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae503c720 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae50916f0 .functor AND 1, L_0xaaaae50914c0, L_0xaaaae5091600, C4<1>, C4<1>;
o0xffff81e9f718 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae5091a10 .functor AND 1, L_0xaaaae5091920, o0xffff81e9f718, C4<1>, C4<1>;
L_0xaaaae5091c60 .functor NOT 1, L_0xaaaae50916f0, C4<0>, C4<0>, C4<0>;
L_0xaaaae5091d20 .functor OR 1, L_0xaaaae5091ad0, L_0xaaaae5091c60, C4<0>, C4<0>;
v0xaaaae503c9c0_0 .var "BM", 31 0;
v0xaaaae503cac0_0 .var "BM_reg", 31 0;
v0xaaaae503cba0_0 .var "M", 31 0;
v0xaaaae503cc60_0 .var "M_reg", 31 0;
v0xaaaae503cd40_0 .var "N", 31 0;
v0xaaaae503ce70_0 .var "N_reg", 31 0;
v0xaaaae503cf50_0 .var "PS", 63 0;
v0xaaaae503d030_0 .var "PS_reg", 63 0;
v0xaaaae503d110_0 .var "S", 31 0;
v0xaaaae503d1f0_0 .var "S_reg", 31 0;
L_0xffff81e548d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae503d2d0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e548d0;  1 drivers
v0xaaaae503d3b0_0 .net *"_ivl_10", 0 0, L_0xaaaae5091600;  1 drivers
L_0xffff81e549a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae503d470_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e549a8;  1 drivers
v0xaaaae503d550_0 .net *"_ivl_16", 31 0, L_0xaaaae5091800;  1 drivers
v0xaaaae503d630_0 .net *"_ivl_18", 0 0, L_0xaaaae5091920;  1 drivers
v0xaaaae503d6f0_0 .net *"_ivl_2", 31 0, L_0xaaaae50911c0;  1 drivers
L_0xffff81e549f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae503d7d0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e549f0;  1 drivers
v0xaaaae503d8b0_0 .net *"_ivl_24", 0 0, L_0xaaaae5091ad0;  1 drivers
v0xaaaae503d970_0 .net *"_ivl_26", 0 0, L_0xaaaae5091c60;  1 drivers
L_0xffff81e54a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae503da50_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e54a38;  1 drivers
L_0xffff81e54918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae503db30_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e54918;  1 drivers
v0xaaaae503dc10_0 .net *"_ivl_6", 0 0, L_0xaaaae50914c0;  1 drivers
L_0xffff81e54960 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae503dcd0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e54960;  1 drivers
v0xaaaae503ddb0_0 .net "block_size_in", 31 0, L_0xaaaae5090210;  alias, 1 drivers
o0xffff81e9f6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae503de70_0 .net "clock", 0 0, o0xffff81e9f6e8;  0 drivers
v0xaaaae503df10_0 .net "cur_base_in", 31 0, v0xaaaae5040080_0;  alias, 1 drivers
v0xaaaae503dfd0_0 .net "cur_base_valid", 0 0, o0xffff81e9f718;  0 drivers
v0xaaaae503e070_0 .var/2u "k", 31 0;
v0xaaaae503e150_0 .var "lb_r", 31 0;
v0xaaaae503e230_0 .var "lb_r_reg", 31 0;
v0xaaaae503e310_0 .var/2u "pow_m", 31 0;
v0xaaaae503e3f0_0 .net "prim_en", 0 0, L_0xaaaae50916f0;  1 drivers
v0xaaaae503e4b0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae503e7a0_0 .net "prim_sub_out", 63 0, L_0xaaaae5091eb0;  alias, 1 drivers
v0xaaaae503e880_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5091d20;  alias, 1 drivers
v0xaaaae503e940_0 .var "rep_base", 31 0;
v0xaaaae503ea20_0 .net "rep_base_valid", 0 0, L_0xaaaae5091a10;  1 drivers
o0xffff81e9f928 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae503eae0_0 .net "reset", 0 0, o0xffff81e9f928;  0 drivers
v0xaaaae503eba0_0 .net "ub_in", 31 0, v0xaaaae5041240_0;  alias, 1 drivers
v0xaaaae503ec90_0 .var "ub_r", 31 0;
v0xaaaae503ed50_0 .var "ub_r_reg", 31 0;
E_0xaaaae503c8e0 .event posedge, v0xaaaae503de70_0;
E_0xaaaae503c940/0 .event edge, v0xaaaae503c180_0, v0xaaaae503e940_0, v0xaaaae503e230_0, v0xaaaae503ed50_0;
E_0xaaaae503c940/1 .event edge, v0xaaaae503d1f0_0, v0xaaaae503ce70_0, v0xaaaae503b480_0;
E_0xaaaae503c940 .event/or E_0xaaaae503c940/0, E_0xaaaae503c940/1;
L_0xaaaae50911c0 .arith/mod 32, L_0xaaaae5090210, L_0xffff81e548d0;
L_0xaaaae50914c0 .cmp/eq 32, L_0xaaaae50911c0, L_0xffff81e54918;
L_0xaaaae5091600 .cmp/gt 32, L_0xaaaae5090210, L_0xffff81e54960;
L_0xaaaae5091800 .arith/div 32, L_0xaaaae5090210, L_0xffff81e549a8;
L_0xaaaae5091920 .cmp/gt 32, v0xaaaae503e070_0, L_0xaaaae5091800;
L_0xaaaae5091ad0 .cmp/eq 32, v0xaaaae503e4b0_0, L_0xffff81e549f0;
L_0xaaaae5091eb0 .functor MUXZ 64, L_0xffff81e54a38, v0xaaaae503d030_0, L_0xaaaae50916f0, C4<>;
S_0xaaaae50416f0 .scope generate, "genblk1[4]" "genblk1[4]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae50418f0 .param/l "i" 0 5 22, +C4<0100>;
S_0xaaaae50419b0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae50416f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5041b90 .param/l "group_count_n" 0 6 46, +C4<0100>;
L_0xaaaae50946d0 .functor AND 1, L_0xaaaae5092d10, L_0xaaaae5093740, C4<1>, C4<1>;
L_0xaaaae5094ab0 .functor AND 1, L_0xaaaae50946d0, L_0xaaaae5094360, C4<1>, C4<1>;
v0xaaaae5047310_0 .var "M", 31 0;
v0xaaaae5047410_0 .var "M_reg", 31 0;
v0xaaaae50474f0_0 .var "N", 31 0;
v0xaaaae50475e0_0 .var "N_reg", 31 0;
v0xaaaae50476c0_0 .var "S", 31 0;
v0xaaaae50477a0_0 .var "S_reg", 31 0;
L_0xffff81e54ac8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5047880_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e54ac8;  1 drivers
L_0xffff81e54b58 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5047960_0 .net *"_ivl_11", 27 0, L_0xffff81e54b58;  1 drivers
L_0xffff81e54ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5047a40_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e54ba0;  1 drivers
L_0xffff81e54be8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5047b20_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e54be8;  1 drivers
v0xaaaae5047c00_0 .net *"_ivl_2", 3 0, L_0xaaaae5092530;  1 drivers
L_0xffff81e54c30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5047ce0_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e54c30;  1 drivers
v0xaaaae5047dc0_0 .net *"_ivl_24", 63 0, L_0xaaaae5094630;  1 drivers
v0xaaaae5047ea0_0 .net *"_ivl_26", 63 0, L_0xaaaae5094740;  1 drivers
L_0xffff81e54fd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5047f80_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e54fd8;  1 drivers
v0xaaaae5048060_0 .net *"_ivl_32", 0 0, L_0xaaaae50946d0;  1 drivers
L_0xffff81e54b10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5048140_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e54b10;  1 drivers
v0xaaaae5048220_0 .net *"_ivl_8", 31 0, L_0xaaaae5092760;  1 drivers
v0xaaaae5048300_0 .net "block_size", 31 0, L_0xaaaae5092a60;  1 drivers
v0xaaaae50483c0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5048460_0 .var "cur_base", 31 0;
v0xaaaae5048570_0 .net "cur_base_valid", 0 0, L_0xaaaae5092bd0;  1 drivers
v0xaaaae5048610_0 .net "group_count_out", 63 0, L_0xaaaae5094880;  alias, 1 drivers
v0xaaaae50486d0_0 .net "group_count_out_valid", 0 0, L_0xaaaae5094ab0;  1 drivers
v0xaaaae5048790_0 .net "group_en", 0 0, L_0xaaaae5092620;  1 drivers
v0xaaaae5048850_0 .var/2u "k", 31 0;
v0xaaaae5048930_0 .var "lb", 31 0;
v0xaaaae5048a10_0 .var "lb_reg", 31 0;
v0xaaaae5048af0_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae5048c00_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae5048d10_0 .var/2u "pow_m", 31 0;
v0xaaaae5048df0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae50938d0;  1 drivers
v0xaaaae5048eb0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5093740;  1 drivers
v0xaaaae5049160_0 .net "prim_sub_out_2", 63 0, L_0xaaaae50944f0;  1 drivers
v0xaaaae5049200_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5094360;  1 drivers
v0xaaaae50492a0_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5049340_0 .var "tmp_sum", 63 0;
v0xaaaae50493e0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae50494a0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5049580_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5092d10;  1 drivers
v0xaaaae5049640_0 .var "ub", 31 0;
v0xaaaae5049750_0 .var "ub_cand_0", 31 0;
v0xaaaae5049830_0 .var "ub_cand_1", 31 0;
v0xaaaae5049910_0 .var "ub_reg", 31 0;
E_0xaaaae5041d10/0 .event edge, v0xaaaae5048a10_0, v0xaaaae5049910_0, v0xaaaae50477a0_0, v0xaaaae50475e0_0;
E_0xaaaae5041d10/1 .event edge, v0xaaaae5043820_0, v0xaaaae5047410_0;
E_0xaaaae5041d10 .event/or E_0xaaaae5041d10/0, E_0xaaaae5041d10/1;
E_0xaaaae5041d90 .event edge, v0xaaaae50436a0_0, v0xaaaae5038400_0, v0xaaaae5043820_0;
L_0xaaaae5092530 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e54ac8;
L_0xaaaae5092620 .cmp/eq 4, L_0xaaaae5092530, L_0xffff81e54b10;
L_0xaaaae5092760 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e54b58;
L_0xaaaae5092a60 .arith/div 32, L_0xaaaae5092760, L_0xffff81e54ba0;
L_0xaaaae5092bd0 .cmp/gt 32, v0xaaaae5048850_0, L_0xffff81e54be8;
L_0xaaaae5092d10 .cmp/eq 32, v0xaaaae50493e0_0, L_0xffff81e54c30;
L_0xaaaae5094630 .arith/sub 64, v0xaaaae50494a0_0, L_0xaaaae50938d0;
L_0xaaaae5094740 .arith/sub 64, L_0xaaaae5094630, L_0xaaaae50944f0;
L_0xaaaae5094880 .functor MUXZ 64, L_0xffff81e54fd8, L_0xaaaae5094740, L_0xaaaae5092620, C4<>;
S_0xaaaae5041df0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae50419b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5041ff0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5093110 .functor AND 1, L_0xaaaae5092ee0, L_0xaaaae5093020, C4<1>, C4<1>;
L_0xaaaae5093430 .functor AND 1, L_0xaaaae5093340, L_0xaaaae5092bd0, C4<1>, C4<1>;
L_0xaaaae5093680 .functor NOT 1, L_0xaaaae5093110, C4<0>, C4<0>, C4<0>;
L_0xaaaae5093740 .functor OR 1, L_0xaaaae50934f0, L_0xaaaae5093680, C4<0>, C4<0>;
v0xaaaae5042280_0 .var "BM", 31 0;
v0xaaaae5042380_0 .var "BM_reg", 31 0;
v0xaaaae5042460_0 .var "M", 31 0;
v0xaaaae5042550_0 .var "M_reg", 31 0;
v0xaaaae5042630_0 .var "N", 31 0;
v0xaaaae5042760_0 .var "N_reg", 31 0;
v0xaaaae5042840_0 .var "PS", 63 0;
v0xaaaae5042920_0 .var "PS_reg", 63 0;
v0xaaaae5042a00_0 .var "S", 31 0;
v0xaaaae5042ae0_0 .var "S_reg", 31 0;
L_0xffff81e54c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5042bc0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e54c78;  1 drivers
v0xaaaae5042ca0_0 .net *"_ivl_10", 0 0, L_0xaaaae5093020;  1 drivers
L_0xffff81e54d50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5042d60_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e54d50;  1 drivers
v0xaaaae5042e40_0 .net *"_ivl_16", 31 0, L_0xaaaae5093220;  1 drivers
v0xaaaae5042f20_0 .net *"_ivl_18", 0 0, L_0xaaaae5093340;  1 drivers
v0xaaaae5042fe0_0 .net *"_ivl_2", 31 0, L_0xaaaae5092e40;  1 drivers
L_0xffff81e54d98 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae50430c0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e54d98;  1 drivers
v0xaaaae50431a0_0 .net *"_ivl_24", 0 0, L_0xaaaae50934f0;  1 drivers
v0xaaaae5043260_0 .net *"_ivl_26", 0 0, L_0xaaaae5093680;  1 drivers
L_0xffff81e54de0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5043340_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e54de0;  1 drivers
L_0xffff81e54cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5043420_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e54cc0;  1 drivers
v0xaaaae5043500_0 .net *"_ivl_6", 0 0, L_0xaaaae5092ee0;  1 drivers
L_0xffff81e54d08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae50435c0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e54d08;  1 drivers
v0xaaaae50436a0_0 .net "block_size_in", 31 0, L_0xaaaae5092a60;  alias, 1 drivers
v0xaaaae5043780_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5043820_0 .net "cur_base_in", 31 0, v0xaaaae5048460_0;  1 drivers
v0xaaaae5043900_0 .net "cur_base_valid", 0 0, L_0xaaaae5092bd0;  alias, 1 drivers
v0xaaaae50439c0_0 .var/2u "k", 31 0;
v0xaaaae5043aa0_0 .var "lb_r", 31 0;
v0xaaaae5043b80_0 .var "lb_r_reg", 31 0;
v0xaaaae5043c60_0 .var/2u "pow_m", 31 0;
v0xaaaae5043d40_0 .net "prim_en", 0 0, L_0xaaaae5093110;  1 drivers
v0xaaaae5043e00_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae50440f0_0 .net "prim_sub_out", 63 0, L_0xaaaae50938d0;  alias, 1 drivers
v0xaaaae50441d0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5093740;  alias, 1 drivers
v0xaaaae5044290_0 .var "rep_base", 31 0;
v0xaaaae5044370_0 .net "rep_base_valid", 0 0, L_0xaaaae5093430;  1 drivers
v0xaaaae5044430_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5044560_0 .net "ub_in", 31 0, v0xaaaae5049640_0;  1 drivers
v0xaaaae5044640_0 .var "ub_r", 31 0;
v0xaaaae5044720_0 .var "ub_r_reg", 31 0;
E_0xaaaae50421e0/0 .event edge, v0xaaaae5044560_0, v0xaaaae5044290_0, v0xaaaae5043b80_0, v0xaaaae5044720_0;
E_0xaaaae50421e0/1 .event edge, v0xaaaae5042ae0_0, v0xaaaae5042760_0, v0xaaaae5043820_0;
E_0xaaaae50421e0 .event/or E_0xaaaae50421e0/0, E_0xaaaae50421e0/1;
L_0xaaaae5092e40 .arith/mod 32, L_0xaaaae5092a60, L_0xffff81e54c78;
L_0xaaaae5092ee0 .cmp/eq 32, L_0xaaaae5092e40, L_0xffff81e54cc0;
L_0xaaaae5093020 .cmp/gt 32, L_0xaaaae5092a60, L_0xffff81e54d08;
L_0xaaaae5093220 .arith/div 32, L_0xaaaae5092a60, L_0xffff81e54d50;
L_0xaaaae5093340 .cmp/gt 32, v0xaaaae50439c0_0, L_0xaaaae5093220;
L_0xaaaae50934f0 .cmp/eq 32, v0xaaaae5043e00_0, L_0xffff81e54d98;
L_0xaaaae50938d0 .functor MUXZ 64, L_0xffff81e54de0, v0xaaaae5042920_0, L_0xaaaae5093110, C4<>;
S_0xaaaae5044900 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae50419b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae503a330 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5093d30 .functor AND 1, L_0xaaaae5093b00, L_0xaaaae5093c40, C4<1>, C4<1>;
o0xffff81ea0fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae5094050 .functor AND 1, L_0xaaaae5093f60, o0xffff81ea0fa8, C4<1>, C4<1>;
L_0xaaaae50942a0 .functor NOT 1, L_0xaaaae5093d30, C4<0>, C4<0>, C4<0>;
L_0xaaaae5094360 .functor OR 1, L_0xaaaae5094110, L_0xaaaae50942a0, C4<0>, C4<0>;
v0xaaaae5044d40_0 .var "BM", 31 0;
v0xaaaae5044e40_0 .var "BM_reg", 31 0;
v0xaaaae5044f20_0 .var "M", 31 0;
v0xaaaae5045010_0 .var "M_reg", 31 0;
v0xaaaae50450f0_0 .var "N", 31 0;
v0xaaaae5045220_0 .var "N_reg", 31 0;
v0xaaaae5045300_0 .var "PS", 63 0;
v0xaaaae50453e0_0 .var "PS_reg", 63 0;
v0xaaaae50454c0_0 .var "S", 31 0;
v0xaaaae50455a0_0 .var "S_reg", 31 0;
L_0xffff81e54e28 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5045680_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e54e28;  1 drivers
v0xaaaae5045760_0 .net *"_ivl_10", 0 0, L_0xaaaae5093c40;  1 drivers
L_0xffff81e54f00 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5045820_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e54f00;  1 drivers
v0xaaaae5045900_0 .net *"_ivl_16", 31 0, L_0xaaaae5093e40;  1 drivers
v0xaaaae50459e0_0 .net *"_ivl_18", 0 0, L_0xaaaae5093f60;  1 drivers
v0xaaaae5045aa0_0 .net *"_ivl_2", 31 0, L_0xaaaae5093a10;  1 drivers
L_0xffff81e54f48 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5045b80_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e54f48;  1 drivers
v0xaaaae5045c60_0 .net *"_ivl_24", 0 0, L_0xaaaae5094110;  1 drivers
v0xaaaae5045d20_0 .net *"_ivl_26", 0 0, L_0xaaaae50942a0;  1 drivers
L_0xffff81e54f90 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5045e00_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e54f90;  1 drivers
L_0xffff81e54e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5045ee0_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e54e70;  1 drivers
v0xaaaae5045fc0_0 .net *"_ivl_6", 0 0, L_0xaaaae5093b00;  1 drivers
L_0xffff81e54eb8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5046080_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e54eb8;  1 drivers
v0xaaaae5046160_0 .net "block_size_in", 31 0, L_0xaaaae5092a60;  alias, 1 drivers
o0xffff81ea0f78 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5046220_0 .net "clock", 0 0, o0xffff81ea0f78;  0 drivers
v0xaaaae50462c0_0 .net "cur_base_in", 31 0, v0xaaaae5048460_0;  alias, 1 drivers
v0xaaaae50463b0_0 .net "cur_base_valid", 0 0, o0xffff81ea0fa8;  0 drivers
v0xaaaae5046450_0 .var/2u "k", 31 0;
v0xaaaae5046530_0 .var "lb_r", 31 0;
v0xaaaae5046610_0 .var "lb_r_reg", 31 0;
v0xaaaae50466f0_0 .var/2u "pow_m", 31 0;
v0xaaaae50467d0_0 .net "prim_en", 0 0, L_0xaaaae5093d30;  1 drivers
v0xaaaae5046890_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5046b80_0 .net "prim_sub_out", 63 0, L_0xaaaae50944f0;  alias, 1 drivers
v0xaaaae5046c60_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5094360;  alias, 1 drivers
v0xaaaae5046d20_0 .var "rep_base", 31 0;
v0xaaaae5046e00_0 .net "rep_base_valid", 0 0, L_0xaaaae5094050;  1 drivers
o0xffff81ea11b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5046ec0_0 .net "reset", 0 0, o0xffff81ea11b8;  0 drivers
v0xaaaae5046f80_0 .net "ub_in", 31 0, v0xaaaae5049640_0;  alias, 1 drivers
v0xaaaae5047070_0 .var "ub_r", 31 0;
v0xaaaae5047130_0 .var "ub_r_reg", 31 0;
E_0xaaaae5044c60 .event posedge, v0xaaaae5046220_0;
E_0xaaaae5044cc0/0 .event edge, v0xaaaae5044560_0, v0xaaaae5046d20_0, v0xaaaae5046610_0, v0xaaaae5047130_0;
E_0xaaaae5044cc0/1 .event edge, v0xaaaae50455a0_0, v0xaaaae5045220_0, v0xaaaae5043820_0;
E_0xaaaae5044cc0 .event/or E_0xaaaae5044cc0/0, E_0xaaaae5044cc0/1;
L_0xaaaae5093a10 .arith/mod 32, L_0xaaaae5092a60, L_0xffff81e54e28;
L_0xaaaae5093b00 .cmp/eq 32, L_0xaaaae5093a10, L_0xffff81e54e70;
L_0xaaaae5093c40 .cmp/gt 32, L_0xaaaae5092a60, L_0xffff81e54eb8;
L_0xaaaae5093e40 .arith/div 32, L_0xaaaae5092a60, L_0xffff81e54f00;
L_0xaaaae5093f60 .cmp/gt 32, v0xaaaae5046450_0, L_0xaaaae5093e40;
L_0xaaaae5094110 .cmp/eq 32, v0xaaaae5046890_0, L_0xffff81e54f48;
L_0xaaaae50944f0 .functor MUXZ 64, L_0xffff81e54f90, v0xaaaae50453e0_0, L_0xaaaae5093d30, C4<>;
S_0xaaaae5049af0 .scope generate, "genblk1[5]" "genblk1[5]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae5049cf0 .param/l "i" 0 5 22, +C4<0101>;
S_0xaaaae5049dd0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5049af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5049fb0 .param/l "group_count_n" 0 6 46, +C4<0101>;
L_0xaaaae5097020 .functor AND 1, L_0xaaaae5095140, L_0xaaaae5095f80, C4<1>, C4<1>;
L_0xaaaae5097400 .functor AND 1, L_0xaaaae5097020, L_0xaaaae5096cb0, C4<1>, C4<1>;
v0xaaaae504f680_0 .var "M", 31 0;
v0xaaaae504f780_0 .var "M_reg", 31 0;
v0xaaaae504f860_0 .var "N", 31 0;
v0xaaaae504f950_0 .var "N_reg", 31 0;
v0xaaaae504fa30_0 .var "S", 31 0;
v0xaaaae504fb10_0 .var "S_reg", 31 0;
L_0xffff81e55020 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xaaaae504fbf0_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e55020;  1 drivers
L_0xffff81e550b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae504fcd0_0 .net *"_ivl_11", 27 0, L_0xffff81e550b0;  1 drivers
L_0xffff81e550f8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaae504fdb0_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e550f8;  1 drivers
L_0xffff81e55140 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaae504fe90_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e55140;  1 drivers
v0xaaaae504ff70_0 .net *"_ivl_2", 3 0, L_0xaaaae5094b70;  1 drivers
L_0xffff81e55188 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5050050_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e55188;  1 drivers
v0xaaaae5050130_0 .net *"_ivl_24", 63 0, L_0xaaaae5096f80;  1 drivers
v0xaaaae5050210_0 .net *"_ivl_26", 63 0, L_0xaaaae5097090;  1 drivers
L_0xffff81e55530 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50502f0_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e55530;  1 drivers
v0xaaaae50503d0_0 .net *"_ivl_32", 0 0, L_0xaaaae5097020;  1 drivers
L_0xffff81e55068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50504b0_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e55068;  1 drivers
v0xaaaae5050590_0 .net *"_ivl_8", 31 0, L_0xaaaae5094da0;  1 drivers
v0xaaaae5050670_0 .net "block_size", 31 0, L_0xaaaae5094e90;  1 drivers
v0xaaaae5050730_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae50507d0_0 .var "cur_base", 31 0;
v0xaaaae50508e0_0 .net "cur_base_valid", 0 0, L_0xaaaae5095000;  1 drivers
v0xaaaae5050980_0 .net "group_count_out", 63 0, L_0xaaaae50971d0;  alias, 1 drivers
v0xaaaae5050a40_0 .net "group_count_out_valid", 0 0, L_0xaaaae5097400;  1 drivers
v0xaaaae5050b00_0 .net "group_en", 0 0, L_0xaaaae5094c60;  1 drivers
v0xaaaae5050bc0_0 .var/2u "k", 31 0;
v0xaaaae5050ca0_0 .var "lb", 31 0;
v0xaaaae5050d80_0 .var "lb_reg", 31 0;
v0xaaaae5050e60_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae5050f20_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae5050fe0_0 .var/2u "pow_m", 31 0;
v0xaaaae50510c0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5096110;  1 drivers
v0xaaaae5051180_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae5095f80;  1 drivers
v0xaaaae5051430_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5096e40;  1 drivers
v0xaaaae5051500_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae5096cb0;  1 drivers
v0xaaaae50515d0_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5051670_0 .var "tmp_sum", 63 0;
v0xaaaae5051710_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae50517d0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae50518b0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5095140;  1 drivers
v0xaaaae5051970_0 .var "ub", 31 0;
v0xaaaae5051a80_0 .var "ub_cand_0", 31 0;
v0xaaaae5051b60_0 .var "ub_cand_1", 31 0;
v0xaaaae5051c40_0 .var "ub_reg", 31 0;
E_0xaaaae504a130/0 .event edge, v0xaaaae5050d80_0, v0xaaaae5051c40_0, v0xaaaae504fb10_0, v0xaaaae504f950_0;
E_0xaaaae504a130/1 .event edge, v0xaaaae504bc10_0, v0xaaaae504f780_0;
E_0xaaaae504a130 .event/or E_0xaaaae504a130/0, E_0xaaaae504a130/1;
E_0xaaaae504a1b0 .event edge, v0xaaaae504ba90_0, v0xaaaae5038400_0, v0xaaaae504bc10_0;
L_0xaaaae5094b70 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e55020;
L_0xaaaae5094c60 .cmp/eq 4, L_0xaaaae5094b70, L_0xffff81e55068;
L_0xaaaae5094da0 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e550b0;
L_0xaaaae5094e90 .arith/div 32, L_0xaaaae5094da0, L_0xffff81e550f8;
L_0xaaaae5095000 .cmp/gt 32, v0xaaaae5050bc0_0, L_0xffff81e55140;
L_0xaaaae5095140 .cmp/eq 32, v0xaaaae5051710_0, L_0xffff81e55188;
L_0xaaaae5096f80 .arith/sub 64, v0xaaaae50517d0_0, L_0xaaaae5096110;
L_0xaaaae5097090 .arith/sub 64, L_0xaaaae5096f80, L_0xaaaae5096e40;
L_0xaaaae50971d0 .functor MUXZ 64, L_0xffff81e55530, L_0xaaaae5097090, L_0xaaaae5094c60, C4<>;
S_0xaaaae504a210 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5049dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae504a410 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5095950 .functor AND 1, L_0xaaaae5095720, L_0xaaaae5095860, C4<1>, C4<1>;
L_0xaaaae5095c70 .functor AND 1, L_0xaaaae5095b80, L_0xaaaae5095000, C4<1>, C4<1>;
L_0xaaaae5095ec0 .functor NOT 1, L_0xaaaae5095950, C4<0>, C4<0>, C4<0>;
L_0xaaaae5095f80 .functor OR 1, L_0xaaaae5095d30, L_0xaaaae5095ec0, C4<0>, C4<0>;
v0xaaaae504a670_0 .var "BM", 31 0;
v0xaaaae504a770_0 .var "BM_reg", 31 0;
v0xaaaae504a850_0 .var "M", 31 0;
v0xaaaae504a940_0 .var "M_reg", 31 0;
v0xaaaae504aa20_0 .var "N", 31 0;
v0xaaaae504ab50_0 .var "N_reg", 31 0;
v0xaaaae504ac30_0 .var "PS", 63 0;
v0xaaaae504ad10_0 .var "PS_reg", 63 0;
v0xaaaae504adf0_0 .var "S", 31 0;
v0xaaaae504aed0_0 .var "S_reg", 31 0;
L_0xffff81e551d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae504afb0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e551d0;  1 drivers
v0xaaaae504b090_0 .net *"_ivl_10", 0 0, L_0xaaaae5095860;  1 drivers
L_0xffff81e552a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae504b150_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e552a8;  1 drivers
v0xaaaae504b230_0 .net *"_ivl_16", 31 0, L_0xaaaae5095a60;  1 drivers
v0xaaaae504b310_0 .net *"_ivl_18", 0 0, L_0xaaaae5095b80;  1 drivers
v0xaaaae504b3d0_0 .net *"_ivl_2", 31 0, L_0xaaaae5095270;  1 drivers
L_0xffff81e552f0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae504b4b0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e552f0;  1 drivers
v0xaaaae504b590_0 .net *"_ivl_24", 0 0, L_0xaaaae5095d30;  1 drivers
v0xaaaae504b650_0 .net *"_ivl_26", 0 0, L_0xaaaae5095ec0;  1 drivers
L_0xffff81e55338 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae504b730_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e55338;  1 drivers
L_0xffff81e55218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae504b810_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e55218;  1 drivers
v0xaaaae504b8f0_0 .net *"_ivl_6", 0 0, L_0xaaaae5095720;  1 drivers
L_0xffff81e55260 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae504b9b0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e55260;  1 drivers
v0xaaaae504ba90_0 .net "block_size_in", 31 0, L_0xaaaae5094e90;  alias, 1 drivers
v0xaaaae504bb70_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae504bc10_0 .net "cur_base_in", 31 0, v0xaaaae50507d0_0;  1 drivers
v0xaaaae504bcf0_0 .net "cur_base_valid", 0 0, L_0xaaaae5095000;  alias, 1 drivers
v0xaaaae504bdb0_0 .var/2u "k", 31 0;
v0xaaaae504be90_0 .var "lb_r", 31 0;
v0xaaaae504bf70_0 .var "lb_r_reg", 31 0;
v0xaaaae504c050_0 .var/2u "pow_m", 31 0;
v0xaaaae504c130_0 .net "prim_en", 0 0, L_0xaaaae5095950;  1 drivers
v0xaaaae504c1f0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae504c4e0_0 .net "prim_sub_out", 63 0, L_0xaaaae5096110;  alias, 1 drivers
v0xaaaae504c5c0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5095f80;  alias, 1 drivers
v0xaaaae504c680_0 .var "rep_base", 31 0;
v0xaaaae504c760_0 .net "rep_base_valid", 0 0, L_0xaaaae5095c70;  1 drivers
v0xaaaae504c820_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae504c8c0_0 .net "ub_in", 31 0, v0xaaaae5051970_0;  1 drivers
v0xaaaae504c9a0_0 .var "ub_r", 31 0;
v0xaaaae504ca80_0 .var "ub_r_reg", 31 0;
E_0xaaaae504a5d0/0 .event edge, v0xaaaae504c8c0_0, v0xaaaae504c680_0, v0xaaaae504bf70_0, v0xaaaae504ca80_0;
E_0xaaaae504a5d0/1 .event edge, v0xaaaae504aed0_0, v0xaaaae504ab50_0, v0xaaaae504bc10_0;
E_0xaaaae504a5d0 .event/or E_0xaaaae504a5d0/0, E_0xaaaae504a5d0/1;
L_0xaaaae5095270 .arith/mod 32, L_0xaaaae5094e90, L_0xffff81e551d0;
L_0xaaaae5095720 .cmp/eq 32, L_0xaaaae5095270, L_0xffff81e55218;
L_0xaaaae5095860 .cmp/gt 32, L_0xaaaae5094e90, L_0xffff81e55260;
L_0xaaaae5095a60 .arith/div 32, L_0xaaaae5094e90, L_0xffff81e552a8;
L_0xaaaae5095b80 .cmp/gt 32, v0xaaaae504bdb0_0, L_0xaaaae5095a60;
L_0xaaaae5095d30 .cmp/eq 32, v0xaaaae504c1f0_0, L_0xffff81e552f0;
L_0xaaaae5096110 .functor MUXZ 64, L_0xffff81e55338, v0xaaaae504ad10_0, L_0xaaaae5095950, C4<>;
S_0xaaaae504cc60 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae5049dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae504ce10 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5096680 .functor AND 1, L_0xaaaae5096340, L_0xaaaae5096480, C4<1>, C4<1>;
o0xffff81ea2838 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae50969a0 .functor AND 1, L_0xaaaae50968b0, o0xffff81ea2838, C4<1>, C4<1>;
L_0xaaaae5096bf0 .functor NOT 1, L_0xaaaae5096680, C4<0>, C4<0>, C4<0>;
L_0xaaaae5096cb0 .functor OR 1, L_0xaaaae5096a60, L_0xaaaae5096bf0, C4<0>, C4<0>;
v0xaaaae504d0b0_0 .var "BM", 31 0;
v0xaaaae504d1b0_0 .var "BM_reg", 31 0;
v0xaaaae504d290_0 .var "M", 31 0;
v0xaaaae504d380_0 .var "M_reg", 31 0;
v0xaaaae504d460_0 .var "N", 31 0;
v0xaaaae504d590_0 .var "N_reg", 31 0;
v0xaaaae504d670_0 .var "PS", 63 0;
v0xaaaae504d750_0 .var "PS_reg", 63 0;
v0xaaaae504d830_0 .var "S", 31 0;
v0xaaaae504d910_0 .var "S_reg", 31 0;
L_0xffff81e55380 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae504d9f0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e55380;  1 drivers
v0xaaaae504dad0_0 .net *"_ivl_10", 0 0, L_0xaaaae5096480;  1 drivers
L_0xffff81e55458 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae504db90_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e55458;  1 drivers
v0xaaaae504dc70_0 .net *"_ivl_16", 31 0, L_0xaaaae5096790;  1 drivers
v0xaaaae504dd50_0 .net *"_ivl_18", 0 0, L_0xaaaae50968b0;  1 drivers
v0xaaaae504de10_0 .net *"_ivl_2", 31 0, L_0xaaaae5096250;  1 drivers
L_0xffff81e554a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae504def0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e554a0;  1 drivers
v0xaaaae504dfd0_0 .net *"_ivl_24", 0 0, L_0xaaaae5096a60;  1 drivers
v0xaaaae504e090_0 .net *"_ivl_26", 0 0, L_0xaaaae5096bf0;  1 drivers
L_0xffff81e554e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae504e170_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e554e8;  1 drivers
L_0xffff81e553c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae504e250_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e553c8;  1 drivers
v0xaaaae504e330_0 .net *"_ivl_6", 0 0, L_0xaaaae5096340;  1 drivers
L_0xffff81e55410 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae504e3f0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e55410;  1 drivers
v0xaaaae504e4d0_0 .net "block_size_in", 31 0, L_0xaaaae5094e90;  alias, 1 drivers
o0xffff81ea2808 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae504e590_0 .net "clock", 0 0, o0xffff81ea2808;  0 drivers
v0xaaaae504e630_0 .net "cur_base_in", 31 0, v0xaaaae50507d0_0;  alias, 1 drivers
v0xaaaae504e720_0 .net "cur_base_valid", 0 0, o0xffff81ea2838;  0 drivers
v0xaaaae504e7c0_0 .var/2u "k", 31 0;
v0xaaaae504e8a0_0 .var "lb_r", 31 0;
v0xaaaae504e980_0 .var "lb_r_reg", 31 0;
v0xaaaae504ea60_0 .var/2u "pow_m", 31 0;
v0xaaaae504eb40_0 .net "prim_en", 0 0, L_0xaaaae5096680;  1 drivers
v0xaaaae504ec00_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae504eef0_0 .net "prim_sub_out", 63 0, L_0xaaaae5096e40;  alias, 1 drivers
v0xaaaae504efd0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae5096cb0;  alias, 1 drivers
v0xaaaae504f090_0 .var "rep_base", 31 0;
v0xaaaae504f170_0 .net "rep_base_valid", 0 0, L_0xaaaae50969a0;  1 drivers
o0xffff81ea2a48 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae504f230_0 .net "reset", 0 0, o0xffff81ea2a48;  0 drivers
v0xaaaae504f2f0_0 .net "ub_in", 31 0, v0xaaaae5051970_0;  alias, 1 drivers
v0xaaaae504f3e0_0 .var "ub_r", 31 0;
v0xaaaae504f4a0_0 .var "ub_r_reg", 31 0;
E_0xaaaae504cfd0 .event posedge, v0xaaaae504e590_0;
E_0xaaaae504d030/0 .event edge, v0xaaaae504c8c0_0, v0xaaaae504f090_0, v0xaaaae504e980_0, v0xaaaae504f4a0_0;
E_0xaaaae504d030/1 .event edge, v0xaaaae504d910_0, v0xaaaae504d590_0, v0xaaaae504bc10_0;
E_0xaaaae504d030 .event/or E_0xaaaae504d030/0, E_0xaaaae504d030/1;
L_0xaaaae5096250 .arith/mod 32, L_0xaaaae5094e90, L_0xffff81e55380;
L_0xaaaae5096340 .cmp/eq 32, L_0xaaaae5096250, L_0xffff81e553c8;
L_0xaaaae5096480 .cmp/gt 32, L_0xaaaae5094e90, L_0xffff81e55410;
L_0xaaaae5096790 .arith/div 32, L_0xaaaae5094e90, L_0xffff81e55458;
L_0xaaaae50968b0 .cmp/gt 32, v0xaaaae504e7c0_0, L_0xaaaae5096790;
L_0xaaaae5096a60 .cmp/eq 32, v0xaaaae504ec00_0, L_0xffff81e554a0;
L_0xaaaae5096e40 .functor MUXZ 64, L_0xffff81e554e8, v0xaaaae504d750_0, L_0xaaaae5096680, C4<>;
S_0xaaaae5051e20 .scope generate, "genblk1[6]" "genblk1[6]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae5052070 .param/l "i" 0 5 22, +C4<0110>;
S_0xaaaae5052150 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5051e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5052330 .param/l "group_count_n" 0 6 46, +C4<0110>;
L_0xaaaae5099560 .functor AND 1, L_0xaaaae5097a90, L_0xaaaae50984c0, C4<1>, C4<1>;
L_0xaaaae5099940 .functor AND 1, L_0xaaaae5099560, L_0xaaaae50991f0, C4<1>, C4<1>;
v0xaaaae5057bf0_0 .var "M", 31 0;
v0xaaaae5057cf0_0 .var "M_reg", 31 0;
v0xaaaae5057dd0_0 .var "N", 31 0;
v0xaaaae5057ec0_0 .var "N_reg", 31 0;
v0xaaaae5057fa0_0 .var "S", 31 0;
v0xaaaae5058080_0 .var "S_reg", 31 0;
L_0xffff81e55578 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xaaaae5058160_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e55578;  1 drivers
L_0xffff81e55608 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5058240_0 .net *"_ivl_11", 27 0, L_0xffff81e55608;  1 drivers
L_0xffff81e55650 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae5058320_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e55650;  1 drivers
L_0xffff81e55698 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaae5058400_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e55698;  1 drivers
v0xaaaae50584e0_0 .net *"_ivl_2", 3 0, L_0xaaaae50974c0;  1 drivers
L_0xffff81e556e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae50585c0_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e556e0;  1 drivers
v0xaaaae50586a0_0 .net *"_ivl_24", 63 0, L_0xaaaae50994c0;  1 drivers
v0xaaaae5058780_0 .net *"_ivl_26", 63 0, L_0xaaaae50995d0;  1 drivers
L_0xffff81e55a88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5058860_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e55a88;  1 drivers
v0xaaaae5058940_0 .net *"_ivl_32", 0 0, L_0xaaaae5099560;  1 drivers
L_0xffff81e555c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5058a20_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e555c0;  1 drivers
v0xaaaae5058b00_0 .net *"_ivl_8", 31 0, L_0xaaaae50976f0;  1 drivers
v0xaaaae5058be0_0 .net "block_size", 31 0, L_0xaaaae50977e0;  1 drivers
v0xaaaae5058ca0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5058d40_0 .var "cur_base", 31 0;
v0xaaaae5058e50_0 .net "cur_base_valid", 0 0, L_0xaaaae5097950;  1 drivers
v0xaaaae5058ef0_0 .net "group_count_out", 63 0, L_0xaaaae5099710;  alias, 1 drivers
v0xaaaae5058fb0_0 .net "group_count_out_valid", 0 0, L_0xaaaae5099940;  1 drivers
v0xaaaae5059070_0 .net "group_en", 0 0, L_0xaaaae50975b0;  1 drivers
v0xaaaae5059130_0 .var/2u "k", 31 0;
v0xaaaae5059210_0 .var "lb", 31 0;
v0xaaaae50592f0_0 .var "lb_reg", 31 0;
v0xaaaae50593d0_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae5059490_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae5059550_0 .var/2u "pow_m", 31 0;
v0xaaaae5059630_0 .net "prim_sub_out_1", 63 0, L_0xaaaae5098650;  1 drivers
v0xaaaae50596f0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae50984c0;  1 drivers
v0xaaaae50599a0_0 .net "prim_sub_out_2", 63 0, L_0xaaaae5099380;  1 drivers
v0xaaaae5059a70_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae50991f0;  1 drivers
v0xaaaae5059b40_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5059be0_0 .var "tmp_sum", 63 0;
v0xaaaae5059c80_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5059d40_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5059e20_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5097a90;  1 drivers
v0xaaaae5059ee0_0 .var "ub", 31 0;
v0xaaaae5059fa0_0 .var "ub_cand_0", 31 0;
v0xaaaae505a080_0 .var "ub_cand_1", 31 0;
v0xaaaae505a160_0 .var "ub_reg", 31 0;
E_0xaaaae50524b0/0 .event edge, v0xaaaae50592f0_0, v0xaaaae505a160_0, v0xaaaae5058080_0, v0xaaaae5057ec0_0;
E_0xaaaae50524b0/1 .event edge, v0xaaaae5054070_0, v0xaaaae5057cf0_0;
E_0xaaaae50524b0 .event/or E_0xaaaae50524b0/0, E_0xaaaae50524b0/1;
E_0xaaaae5052530 .event edge, v0xaaaae5053de0_0, v0xaaaae5038400_0, v0xaaaae5054070_0;
L_0xaaaae50974c0 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e55578;
L_0xaaaae50975b0 .cmp/eq 4, L_0xaaaae50974c0, L_0xffff81e555c0;
L_0xaaaae50976f0 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e55608;
L_0xaaaae50977e0 .arith/div 32, L_0xaaaae50976f0, L_0xffff81e55650;
L_0xaaaae5097950 .cmp/gt 32, v0xaaaae5059130_0, L_0xffff81e55698;
L_0xaaaae5097a90 .cmp/eq 32, v0xaaaae5059c80_0, L_0xffff81e556e0;
L_0xaaaae50994c0 .arith/sub 64, v0xaaaae5059d40_0, L_0xaaaae5098650;
L_0xaaaae50995d0 .arith/sub 64, L_0xaaaae50994c0, L_0xaaaae5099380;
L_0xaaaae5099710 .functor MUXZ 64, L_0xffff81e55a88, L_0xaaaae50995d0, L_0xaaaae50975b0, C4<>;
S_0xaaaae5052590 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5052150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5052790 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae5097e90 .functor AND 1, L_0xaaaae5097c60, L_0xaaaae5097da0, C4<1>, C4<1>;
L_0xaaaae50981b0 .functor AND 1, L_0xaaaae50980c0, L_0xaaaae5097950, C4<1>, C4<1>;
L_0xaaaae5098400 .functor NOT 1, L_0xaaaae5097e90, C4<0>, C4<0>, C4<0>;
L_0xaaaae50984c0 .functor OR 1, L_0xaaaae5098270, L_0xaaaae5098400, C4<0>, C4<0>;
v0xaaaae50529f0_0 .var "BM", 31 0;
v0xaaaae5052af0_0 .var "BM_reg", 31 0;
v0xaaaae5052bd0_0 .var "M", 31 0;
v0xaaaae5052c90_0 .var "M_reg", 31 0;
v0xaaaae5052d70_0 .var "N", 31 0;
v0xaaaae5052ea0_0 .var "N_reg", 31 0;
v0xaaaae5052f80_0 .var "PS", 63 0;
v0xaaaae5053060_0 .var "PS_reg", 63 0;
v0xaaaae5053140_0 .var "S", 31 0;
v0xaaaae5053220_0 .var "S_reg", 31 0;
L_0xffff81e55728 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5053300_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e55728;  1 drivers
v0xaaaae50533e0_0 .net *"_ivl_10", 0 0, L_0xaaaae5097da0;  1 drivers
L_0xffff81e55800 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae50534a0_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e55800;  1 drivers
v0xaaaae5053580_0 .net *"_ivl_16", 31 0, L_0xaaaae5097fa0;  1 drivers
v0xaaaae5053660_0 .net *"_ivl_18", 0 0, L_0xaaaae50980c0;  1 drivers
v0xaaaae5053720_0 .net *"_ivl_2", 31 0, L_0xaaaae5097bc0;  1 drivers
L_0xffff81e55848 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5053800_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e55848;  1 drivers
v0xaaaae50538e0_0 .net *"_ivl_24", 0 0, L_0xaaaae5098270;  1 drivers
v0xaaaae50539a0_0 .net *"_ivl_26", 0 0, L_0xaaaae5098400;  1 drivers
L_0xffff81e55890 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5053a80_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e55890;  1 drivers
L_0xffff81e55770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5053b60_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e55770;  1 drivers
v0xaaaae5053c40_0 .net *"_ivl_6", 0 0, L_0xaaaae5097c60;  1 drivers
L_0xffff81e557b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5053d00_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e557b8;  1 drivers
v0xaaaae5053de0_0 .net "block_size_in", 31 0, L_0xaaaae50977e0;  alias, 1 drivers
v0xaaaae5053ec0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5054070_0 .net "cur_base_in", 31 0, v0xaaaae5058d40_0;  1 drivers
v0xaaaae5054150_0 .net "cur_base_valid", 0 0, L_0xaaaae5097950;  alias, 1 drivers
v0xaaaae5054210_0 .var/2u "k", 31 0;
v0xaaaae50542f0_0 .var "lb_r", 31 0;
v0xaaaae50543d0_0 .var "lb_r_reg", 31 0;
v0xaaaae50544b0_0 .var/2u "pow_m", 31 0;
v0xaaaae5054590_0 .net "prim_en", 0 0, L_0xaaaae5097e90;  1 drivers
v0xaaaae5054650_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5054940_0 .net "prim_sub_out", 63 0, L_0xaaaae5098650;  alias, 1 drivers
v0xaaaae5054a20_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae50984c0;  alias, 1 drivers
v0xaaaae5054ae0_0 .var "rep_base", 31 0;
v0xaaaae5054bc0_0 .net "rep_base_valid", 0 0, L_0xaaaae50981b0;  1 drivers
v0xaaaae5054c80_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5054d20_0 .net "ub_in", 31 0, v0xaaaae5059ee0_0;  1 drivers
v0xaaaae5054e00_0 .var "ub_r", 31 0;
v0xaaaae5054ee0_0 .var "ub_r_reg", 31 0;
E_0xaaaae5052950/0 .event edge, v0xaaaae5054d20_0, v0xaaaae5054ae0_0, v0xaaaae50543d0_0, v0xaaaae5054ee0_0;
E_0xaaaae5052950/1 .event edge, v0xaaaae5053220_0, v0xaaaae5052ea0_0, v0xaaaae5054070_0;
E_0xaaaae5052950 .event/or E_0xaaaae5052950/0, E_0xaaaae5052950/1;
L_0xaaaae5097bc0 .arith/mod 32, L_0xaaaae50977e0, L_0xffff81e55728;
L_0xaaaae5097c60 .cmp/eq 32, L_0xaaaae5097bc0, L_0xffff81e55770;
L_0xaaaae5097da0 .cmp/gt 32, L_0xaaaae50977e0, L_0xffff81e557b8;
L_0xaaaae5097fa0 .arith/div 32, L_0xaaaae50977e0, L_0xffff81e55800;
L_0xaaaae50980c0 .cmp/gt 32, v0xaaaae5054210_0, L_0xaaaae5097fa0;
L_0xaaaae5098270 .cmp/eq 32, v0xaaaae5054650_0, L_0xffff81e55848;
L_0xaaaae5098650 .functor MUXZ 64, L_0xffff81e55890, v0xaaaae5053060_0, L_0xaaaae5097e90, C4<>;
S_0xaaaae50550c0 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae5052150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5055270 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae5098bc0 .functor AND 1, L_0xaaaae5098880, L_0xaaaae50989c0, C4<1>, C4<1>;
o0xffff81ea40c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae5098ee0 .functor AND 1, L_0xaaaae5098df0, o0xffff81ea40c8, C4<1>, C4<1>;
L_0xaaaae5099130 .functor NOT 1, L_0xaaaae5098bc0, C4<0>, C4<0>, C4<0>;
L_0xaaaae50991f0 .functor OR 1, L_0xaaaae5098fa0, L_0xaaaae5099130, C4<0>, C4<0>;
v0xaaaae5055510_0 .var "BM", 31 0;
v0xaaaae5055610_0 .var "BM_reg", 31 0;
v0xaaaae50556f0_0 .var "M", 31 0;
v0xaaaae50557e0_0 .var "M_reg", 31 0;
v0xaaaae50558c0_0 .var "N", 31 0;
v0xaaaae50559f0_0 .var "N_reg", 31 0;
v0xaaaae5055ad0_0 .var "PS", 63 0;
v0xaaaae5055bb0_0 .var "PS_reg", 63 0;
v0xaaaae5055c90_0 .var "S", 31 0;
v0xaaaae5055d70_0 .var "S_reg", 31 0;
L_0xffff81e558d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5055e50_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e558d8;  1 drivers
v0xaaaae5055f30_0 .net *"_ivl_10", 0 0, L_0xaaaae50989c0;  1 drivers
L_0xffff81e559b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5055ff0_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e559b0;  1 drivers
v0xaaaae50560d0_0 .net *"_ivl_16", 31 0, L_0xaaaae5098cd0;  1 drivers
v0xaaaae50561b0_0 .net *"_ivl_18", 0 0, L_0xaaaae5098df0;  1 drivers
v0xaaaae5056270_0 .net *"_ivl_2", 31 0, L_0xaaaae5098790;  1 drivers
L_0xffff81e559f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5056350_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e559f8;  1 drivers
v0xaaaae5056540_0 .net *"_ivl_24", 0 0, L_0xaaaae5098fa0;  1 drivers
v0xaaaae5056600_0 .net *"_ivl_26", 0 0, L_0xaaaae5099130;  1 drivers
L_0xffff81e55a40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50566e0_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e55a40;  1 drivers
L_0xffff81e55920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50567c0_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e55920;  1 drivers
v0xaaaae50568a0_0 .net *"_ivl_6", 0 0, L_0xaaaae5098880;  1 drivers
L_0xffff81e55968 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5056960_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e55968;  1 drivers
v0xaaaae5056a40_0 .net "block_size_in", 31 0, L_0xaaaae50977e0;  alias, 1 drivers
o0xffff81ea4098 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5056b00_0 .net "clock", 0 0, o0xffff81ea4098;  0 drivers
v0xaaaae5056ba0_0 .net "cur_base_in", 31 0, v0xaaaae5058d40_0;  alias, 1 drivers
v0xaaaae5056c90_0 .net "cur_base_valid", 0 0, o0xffff81ea40c8;  0 drivers
v0xaaaae5056d30_0 .var/2u "k", 31 0;
v0xaaaae5056e10_0 .var "lb_r", 31 0;
v0xaaaae5056ef0_0 .var "lb_r_reg", 31 0;
v0xaaaae5056fd0_0 .var/2u "pow_m", 31 0;
v0xaaaae50570b0_0 .net "prim_en", 0 0, L_0xaaaae5098bc0;  1 drivers
v0xaaaae5057170_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5057460_0 .net "prim_sub_out", 63 0, L_0xaaaae5099380;  alias, 1 drivers
v0xaaaae5057540_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae50991f0;  alias, 1 drivers
v0xaaaae5057600_0 .var "rep_base", 31 0;
v0xaaaae50576e0_0 .net "rep_base_valid", 0 0, L_0xaaaae5098ee0;  1 drivers
o0xffff81ea42d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae50577a0_0 .net "reset", 0 0, o0xffff81ea42d8;  0 drivers
v0xaaaae5057860_0 .net "ub_in", 31 0, v0xaaaae5059ee0_0;  alias, 1 drivers
v0xaaaae5057950_0 .var "ub_r", 31 0;
v0xaaaae5057a10_0 .var "ub_r_reg", 31 0;
E_0xaaaae5055430 .event posedge, v0xaaaae5056b00_0;
E_0xaaaae5055490/0 .event edge, v0xaaaae5054d20_0, v0xaaaae5057600_0, v0xaaaae5056ef0_0, v0xaaaae5057a10_0;
E_0xaaaae5055490/1 .event edge, v0xaaaae5055d70_0, v0xaaaae50559f0_0, v0xaaaae5054070_0;
E_0xaaaae5055490 .event/or E_0xaaaae5055490/0, E_0xaaaae5055490/1;
L_0xaaaae5098790 .arith/mod 32, L_0xaaaae50977e0, L_0xffff81e558d8;
L_0xaaaae5098880 .cmp/eq 32, L_0xaaaae5098790, L_0xffff81e55920;
L_0xaaaae50989c0 .cmp/gt 32, L_0xaaaae50977e0, L_0xffff81e55968;
L_0xaaaae5098cd0 .arith/div 32, L_0xaaaae50977e0, L_0xffff81e559b0;
L_0xaaaae5098df0 .cmp/gt 32, v0xaaaae5056d30_0, L_0xaaaae5098cd0;
L_0xaaaae5098fa0 .cmp/eq 32, v0xaaaae5057170_0, L_0xffff81e559f8;
L_0xaaaae5099380 .functor MUXZ 64, L_0xffff81e55a40, v0xaaaae5055bb0_0, L_0xaaaae5098bc0, C4<>;
S_0xaaaae505a340 .scope generate, "genblk1[7]" "genblk1[7]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae505a4f0 .param/l "i" 0 5 22, +C4<0111>;
S_0xaaaae505a5d0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae505a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae505a7b0 .param/l "group_count_n" 0 6 46, +C4<0111>;
L_0xaaaae509baa0 .functor AND 1, L_0xaaaae5099fd0, L_0xaaaae509aa00, C4<1>, C4<1>;
L_0xaaaae509be80 .functor AND 1, L_0xaaaae509baa0, L_0xaaaae509b730, C4<1>, C4<1>;
v0xaaaae505fe80_0 .var "M", 31 0;
v0xaaaae505ff80_0 .var "M_reg", 31 0;
v0xaaaae5060060_0 .var "N", 31 0;
v0xaaaae5060150_0 .var "N_reg", 31 0;
v0xaaaae5060230_0 .var "S", 31 0;
v0xaaaae5060310_0 .var "S_reg", 31 0;
L_0xffff81e55ad0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xaaaae50603f0_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e55ad0;  1 drivers
L_0xffff81e55b60 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50604d0_0 .net *"_ivl_11", 27 0, L_0xffff81e55b60;  1 drivers
L_0xffff81e55ba8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaae50605b0_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e55ba8;  1 drivers
L_0xffff81e55bf0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaaae5060690_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e55bf0;  1 drivers
v0xaaaae5060770_0 .net *"_ivl_2", 3 0, L_0xaaaae5099a00;  1 drivers
L_0xffff81e55c38 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5060850_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e55c38;  1 drivers
v0xaaaae5060930_0 .net *"_ivl_24", 63 0, L_0xaaaae509ba00;  1 drivers
v0xaaaae5060a10_0 .net *"_ivl_26", 63 0, L_0xaaaae509bb10;  1 drivers
L_0xffff81e55fe0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5060af0_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e55fe0;  1 drivers
v0xaaaae5060bd0_0 .net *"_ivl_32", 0 0, L_0xaaaae509baa0;  1 drivers
L_0xffff81e55b18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5060cb0_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e55b18;  1 drivers
v0xaaaae5060d90_0 .net *"_ivl_8", 31 0, L_0xaaaae5099c30;  1 drivers
v0xaaaae5060e70_0 .net "block_size", 31 0, L_0xaaaae5099d20;  1 drivers
v0xaaaae5060f30_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5060fd0_0 .var "cur_base", 31 0;
v0xaaaae50610e0_0 .net "cur_base_valid", 0 0, L_0xaaaae5099e90;  1 drivers
v0xaaaae5061180_0 .net "group_count_out", 63 0, L_0xaaaae509bc50;  alias, 1 drivers
v0xaaaae5061240_0 .net "group_count_out_valid", 0 0, L_0xaaaae509be80;  1 drivers
v0xaaaae5061300_0 .net "group_en", 0 0, L_0xaaaae5099af0;  1 drivers
v0xaaaae50613c0_0 .var/2u "k", 31 0;
v0xaaaae50614a0_0 .var "lb", 31 0;
v0xaaaae5061580_0 .var "lb_reg", 31 0;
v0xaaaae5061660_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae5061720_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae50617e0_0 .var/2u "pow_m", 31 0;
v0xaaaae50618c0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae509ab90;  1 drivers
v0xaaaae5061980_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae509aa00;  1 drivers
v0xaaaae5061c30_0 .net "prim_sub_out_2", 63 0, L_0xaaaae509b8c0;  1 drivers
v0xaaaae5061d00_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae509b730;  1 drivers
v0xaaaae5061dd0_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5061e70_0 .var "tmp_sum", 63 0;
v0xaaaae5061f10_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5061fd0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae50620b0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae5099fd0;  1 drivers
v0xaaaae5062170_0 .var "ub", 31 0;
v0xaaaae5062280_0 .var "ub_cand_0", 31 0;
v0xaaaae5062360_0 .var "ub_cand_1", 31 0;
v0xaaaae5062440_0 .var "ub_reg", 31 0;
E_0xaaaae505a930/0 .event edge, v0xaaaae5061580_0, v0xaaaae5062440_0, v0xaaaae5060310_0, v0xaaaae5060150_0;
E_0xaaaae505a930/1 .event edge, v0xaaaae505c410_0, v0xaaaae505ff80_0;
E_0xaaaae505a930 .event/or E_0xaaaae505a930/0, E_0xaaaae505a930/1;
E_0xaaaae505a9b0 .event edge, v0xaaaae505c290_0, v0xaaaae5038400_0, v0xaaaae505c410_0;
L_0xaaaae5099a00 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e55ad0;
L_0xaaaae5099af0 .cmp/eq 4, L_0xaaaae5099a00, L_0xffff81e55b18;
L_0xaaaae5099c30 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e55b60;
L_0xaaaae5099d20 .arith/div 32, L_0xaaaae5099c30, L_0xffff81e55ba8;
L_0xaaaae5099e90 .cmp/gt 32, v0xaaaae50613c0_0, L_0xffff81e55bf0;
L_0xaaaae5099fd0 .cmp/eq 32, v0xaaaae5061f10_0, L_0xffff81e55c38;
L_0xaaaae509ba00 .arith/sub 64, v0xaaaae5061fd0_0, L_0xaaaae509ab90;
L_0xaaaae509bb10 .arith/sub 64, L_0xaaaae509ba00, L_0xaaaae509b8c0;
L_0xaaaae509bc50 .functor MUXZ 64, L_0xffff81e55fe0, L_0xaaaae509bb10, L_0xaaaae5099af0, C4<>;
S_0xaaaae505aa10 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae505a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae505ac10 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae509a3d0 .functor AND 1, L_0xaaaae509a1a0, L_0xaaaae509a2e0, C4<1>, C4<1>;
L_0xaaaae509a6f0 .functor AND 1, L_0xaaaae509a600, L_0xaaaae5099e90, C4<1>, C4<1>;
L_0xaaaae509a940 .functor NOT 1, L_0xaaaae509a3d0, C4<0>, C4<0>, C4<0>;
L_0xaaaae509aa00 .functor OR 1, L_0xaaaae509a7b0, L_0xaaaae509a940, C4<0>, C4<0>;
v0xaaaae505ae70_0 .var "BM", 31 0;
v0xaaaae505af70_0 .var "BM_reg", 31 0;
v0xaaaae505b050_0 .var "M", 31 0;
v0xaaaae505b140_0 .var "M_reg", 31 0;
v0xaaaae505b220_0 .var "N", 31 0;
v0xaaaae505b350_0 .var "N_reg", 31 0;
v0xaaaae505b430_0 .var "PS", 63 0;
v0xaaaae505b510_0 .var "PS_reg", 63 0;
v0xaaaae505b5f0_0 .var "S", 31 0;
v0xaaaae505b6d0_0 .var "S_reg", 31 0;
L_0xffff81e55c80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae505b7b0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e55c80;  1 drivers
v0xaaaae505b890_0 .net *"_ivl_10", 0 0, L_0xaaaae509a2e0;  1 drivers
L_0xffff81e55d58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae505b950_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e55d58;  1 drivers
v0xaaaae505ba30_0 .net *"_ivl_16", 31 0, L_0xaaaae509a4e0;  1 drivers
v0xaaaae505bb10_0 .net *"_ivl_18", 0 0, L_0xaaaae509a600;  1 drivers
v0xaaaae505bbd0_0 .net *"_ivl_2", 31 0, L_0xaaaae509a100;  1 drivers
L_0xffff81e55da0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae505bcb0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e55da0;  1 drivers
v0xaaaae505bd90_0 .net *"_ivl_24", 0 0, L_0xaaaae509a7b0;  1 drivers
v0xaaaae505be50_0 .net *"_ivl_26", 0 0, L_0xaaaae509a940;  1 drivers
L_0xffff81e55de8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae505bf30_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e55de8;  1 drivers
L_0xffff81e55cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae505c010_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e55cc8;  1 drivers
v0xaaaae505c0f0_0 .net *"_ivl_6", 0 0, L_0xaaaae509a1a0;  1 drivers
L_0xffff81e55d10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae505c1b0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e55d10;  1 drivers
v0xaaaae505c290_0 .net "block_size_in", 31 0, L_0xaaaae5099d20;  alias, 1 drivers
v0xaaaae505c370_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae505c410_0 .net "cur_base_in", 31 0, v0xaaaae5060fd0_0;  1 drivers
v0xaaaae505c4f0_0 .net "cur_base_valid", 0 0, L_0xaaaae5099e90;  alias, 1 drivers
v0xaaaae505c5b0_0 .var/2u "k", 31 0;
v0xaaaae505c690_0 .var "lb_r", 31 0;
v0xaaaae505c770_0 .var "lb_r_reg", 31 0;
v0xaaaae505c850_0 .var/2u "pow_m", 31 0;
v0xaaaae505c930_0 .net "prim_en", 0 0, L_0xaaaae509a3d0;  1 drivers
v0xaaaae505c9f0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae505cce0_0 .net "prim_sub_out", 63 0, L_0xaaaae509ab90;  alias, 1 drivers
v0xaaaae505cdc0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae509aa00;  alias, 1 drivers
v0xaaaae505ce80_0 .var "rep_base", 31 0;
v0xaaaae505cf60_0 .net "rep_base_valid", 0 0, L_0xaaaae509a6f0;  1 drivers
v0xaaaae505d020_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae505d0c0_0 .net "ub_in", 31 0, v0xaaaae5062170_0;  1 drivers
v0xaaaae505d1a0_0 .var "ub_r", 31 0;
v0xaaaae505d280_0 .var "ub_r_reg", 31 0;
E_0xaaaae505add0/0 .event edge, v0xaaaae505d0c0_0, v0xaaaae505ce80_0, v0xaaaae505c770_0, v0xaaaae505d280_0;
E_0xaaaae505add0/1 .event edge, v0xaaaae505b6d0_0, v0xaaaae505b350_0, v0xaaaae505c410_0;
E_0xaaaae505add0 .event/or E_0xaaaae505add0/0, E_0xaaaae505add0/1;
L_0xaaaae509a100 .arith/mod 32, L_0xaaaae5099d20, L_0xffff81e55c80;
L_0xaaaae509a1a0 .cmp/eq 32, L_0xaaaae509a100, L_0xffff81e55cc8;
L_0xaaaae509a2e0 .cmp/gt 32, L_0xaaaae5099d20, L_0xffff81e55d10;
L_0xaaaae509a4e0 .arith/div 32, L_0xaaaae5099d20, L_0xffff81e55d58;
L_0xaaaae509a600 .cmp/gt 32, v0xaaaae505c5b0_0, L_0xaaaae509a4e0;
L_0xaaaae509a7b0 .cmp/eq 32, v0xaaaae505c9f0_0, L_0xffff81e55da0;
L_0xaaaae509ab90 .functor MUXZ 64, L_0xffff81e55de8, v0xaaaae505b510_0, L_0xaaaae509a3d0, C4<>;
S_0xaaaae505d460 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae505a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae505d610 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae509b100 .functor AND 1, L_0xaaaae509adc0, L_0xaaaae509af00, C4<1>, C4<1>;
o0xffff81ea5958 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae509b420 .functor AND 1, L_0xaaaae509b330, o0xffff81ea5958, C4<1>, C4<1>;
L_0xaaaae509b670 .functor NOT 1, L_0xaaaae509b100, C4<0>, C4<0>, C4<0>;
L_0xaaaae509b730 .functor OR 1, L_0xaaaae509b4e0, L_0xaaaae509b670, C4<0>, C4<0>;
v0xaaaae505d8b0_0 .var "BM", 31 0;
v0xaaaae505d9b0_0 .var "BM_reg", 31 0;
v0xaaaae505da90_0 .var "M", 31 0;
v0xaaaae505db80_0 .var "M_reg", 31 0;
v0xaaaae505dc60_0 .var "N", 31 0;
v0xaaaae505dd90_0 .var "N_reg", 31 0;
v0xaaaae505de70_0 .var "PS", 63 0;
v0xaaaae505df50_0 .var "PS_reg", 63 0;
v0xaaaae505e030_0 .var "S", 31 0;
v0xaaaae505e110_0 .var "S_reg", 31 0;
L_0xffff81e55e30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae505e1f0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e55e30;  1 drivers
v0xaaaae505e2d0_0 .net *"_ivl_10", 0 0, L_0xaaaae509af00;  1 drivers
L_0xffff81e55f08 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae505e390_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e55f08;  1 drivers
v0xaaaae505e470_0 .net *"_ivl_16", 31 0, L_0xaaaae509b210;  1 drivers
v0xaaaae505e550_0 .net *"_ivl_18", 0 0, L_0xaaaae509b330;  1 drivers
v0xaaaae505e610_0 .net *"_ivl_2", 31 0, L_0xaaaae509acd0;  1 drivers
L_0xffff81e55f50 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae505e6f0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e55f50;  1 drivers
v0xaaaae505e7d0_0 .net *"_ivl_24", 0 0, L_0xaaaae509b4e0;  1 drivers
v0xaaaae505e890_0 .net *"_ivl_26", 0 0, L_0xaaaae509b670;  1 drivers
L_0xffff81e55f98 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae505e970_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e55f98;  1 drivers
L_0xffff81e55e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae505ea50_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e55e78;  1 drivers
v0xaaaae505eb30_0 .net *"_ivl_6", 0 0, L_0xaaaae509adc0;  1 drivers
L_0xffff81e55ec0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae505ebf0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e55ec0;  1 drivers
v0xaaaae505ecd0_0 .net "block_size_in", 31 0, L_0xaaaae5099d20;  alias, 1 drivers
o0xffff81ea5928 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae505ed90_0 .net "clock", 0 0, o0xffff81ea5928;  0 drivers
v0xaaaae505ee30_0 .net "cur_base_in", 31 0, v0xaaaae5060fd0_0;  alias, 1 drivers
v0xaaaae505ef20_0 .net "cur_base_valid", 0 0, o0xffff81ea5958;  0 drivers
v0xaaaae505efc0_0 .var/2u "k", 31 0;
v0xaaaae505f0a0_0 .var "lb_r", 31 0;
v0xaaaae505f180_0 .var "lb_r_reg", 31 0;
v0xaaaae505f260_0 .var/2u "pow_m", 31 0;
v0xaaaae505f340_0 .net "prim_en", 0 0, L_0xaaaae509b100;  1 drivers
v0xaaaae505f400_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae505f6f0_0 .net "prim_sub_out", 63 0, L_0xaaaae509b8c0;  alias, 1 drivers
v0xaaaae505f7d0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae509b730;  alias, 1 drivers
v0xaaaae505f890_0 .var "rep_base", 31 0;
v0xaaaae505f970_0 .net "rep_base_valid", 0 0, L_0xaaaae509b420;  1 drivers
o0xffff81ea5b68 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae505fa30_0 .net "reset", 0 0, o0xffff81ea5b68;  0 drivers
v0xaaaae505faf0_0 .net "ub_in", 31 0, v0xaaaae5062170_0;  alias, 1 drivers
v0xaaaae505fbe0_0 .var "ub_r", 31 0;
v0xaaaae505fca0_0 .var "ub_r_reg", 31 0;
E_0xaaaae505d7d0 .event posedge, v0xaaaae505ed90_0;
E_0xaaaae505d830/0 .event edge, v0xaaaae505d0c0_0, v0xaaaae505f890_0, v0xaaaae505f180_0, v0xaaaae505fca0_0;
E_0xaaaae505d830/1 .event edge, v0xaaaae505e110_0, v0xaaaae505dd90_0, v0xaaaae505c410_0;
E_0xaaaae505d830 .event/or E_0xaaaae505d830/0, E_0xaaaae505d830/1;
L_0xaaaae509acd0 .arith/mod 32, L_0xaaaae5099d20, L_0xffff81e55e30;
L_0xaaaae509adc0 .cmp/eq 32, L_0xaaaae509acd0, L_0xffff81e55e78;
L_0xaaaae509af00 .cmp/gt 32, L_0xaaaae5099d20, L_0xffff81e55ec0;
L_0xaaaae509b210 .arith/div 32, L_0xaaaae5099d20, L_0xffff81e55f08;
L_0xaaaae509b330 .cmp/gt 32, v0xaaaae505efc0_0, L_0xaaaae509b210;
L_0xaaaae509b4e0 .cmp/eq 32, v0xaaaae505f400_0, L_0xffff81e55f50;
L_0xaaaae509b8c0 .functor MUXZ 64, L_0xffff81e55f98, v0xaaaae505df50_0, L_0xaaaae509b100, C4<>;
S_0xaaaae5062620 .scope generate, "genblk1[8]" "genblk1[8]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae5062820 .param/l "i" 0 5 22, +C4<01000>;
S_0xaaaae5062900 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5062620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae5062ae0 .param/l "group_count_n" 0 6 46, +C4<1000>;
L_0xaaaae509e7f0 .functor AND 1, L_0xaaaae509c510, L_0xaaaae509cf40, C4<1>, C4<1>;
L_0xaaaae509ebd0 .functor AND 1, L_0xaaaae509e7f0, L_0xaaaae509e480, C4<1>, C4<1>;
v0xaaaae50681b0_0 .var "M", 31 0;
v0xaaaae50682b0_0 .var "M_reg", 31 0;
v0xaaaae5068390_0 .var "N", 31 0;
v0xaaaae5068480_0 .var "N_reg", 31 0;
v0xaaaae5068560_0 .var "S", 31 0;
v0xaaaae5068640_0 .var "S_reg", 31 0;
L_0xffff81e56028 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5068720_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e56028;  1 drivers
L_0xffff81e560b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5068800_0 .net *"_ivl_11", 27 0, L_0xffff81e560b8;  1 drivers
L_0xffff81e56100 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50688e0_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e56100;  1 drivers
L_0xffff81e56148 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50689c0_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e56148;  1 drivers
v0xaaaae5068aa0_0 .net *"_ivl_2", 3 0, L_0xaaaae509bf40;  1 drivers
L_0xffff81e56190 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5068b80_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e56190;  1 drivers
v0xaaaae5068c60_0 .net *"_ivl_24", 63 0, L_0xaaaae509e750;  1 drivers
v0xaaaae5068d40_0 .net *"_ivl_26", 63 0, L_0xaaaae509e860;  1 drivers
L_0xffff81e56538 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5068e20_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e56538;  1 drivers
v0xaaaae5068f00_0 .net *"_ivl_32", 0 0, L_0xaaaae509e7f0;  1 drivers
L_0xffff81e56070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5068fe0_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e56070;  1 drivers
v0xaaaae50690c0_0 .net *"_ivl_8", 31 0, L_0xaaaae509c170;  1 drivers
v0xaaaae50691a0_0 .net "block_size", 31 0, L_0xaaaae509c260;  1 drivers
v0xaaaae5069260_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5069300_0 .var "cur_base", 31 0;
v0xaaaae5069410_0 .net "cur_base_valid", 0 0, L_0xaaaae509c3d0;  1 drivers
v0xaaaae50694b0_0 .net "group_count_out", 63 0, L_0xaaaae509e9a0;  alias, 1 drivers
v0xaaaae5069570_0 .net "group_count_out_valid", 0 0, L_0xaaaae509ebd0;  1 drivers
v0xaaaae5069630_0 .net "group_en", 0 0, L_0xaaaae509c030;  1 drivers
v0xaaaae50696f0_0 .var/2u "k", 31 0;
v0xaaaae50697d0_0 .var "lb", 31 0;
v0xaaaae50698b0_0 .var "lb_reg", 31 0;
v0xaaaae5069990_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae5069a50_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae5069b10_0 .var/2u "pow_m", 31 0;
v0xaaaae5069bf0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae509d0d0;  1 drivers
v0xaaaae5069cb0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae509cf40;  1 drivers
v0xaaaae5069f60_0 .net "prim_sub_out_2", 63 0, L_0xaaaae509e610;  1 drivers
v0xaaaae506a030_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae509e480;  1 drivers
v0xaaaae506a100_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae506a1a0_0 .var "tmp_sum", 63 0;
v0xaaaae506a240_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae506a300_0 .var "tmp_sum_reg", 63 0;
v0xaaaae506a3e0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae509c510;  1 drivers
v0xaaaae506a4a0_0 .var "ub", 31 0;
v0xaaaae506a5b0_0 .var "ub_cand_0", 31 0;
v0xaaaae506a690_0 .var "ub_cand_1", 31 0;
v0xaaaae506a770_0 .var "ub_reg", 31 0;
E_0xaaaae5062c60/0 .event edge, v0xaaaae50698b0_0, v0xaaaae506a770_0, v0xaaaae5068640_0, v0xaaaae5068480_0;
E_0xaaaae5062c60/1 .event edge, v0xaaaae5064740_0, v0xaaaae50682b0_0;
E_0xaaaae5062c60 .event/or E_0xaaaae5062c60/0, E_0xaaaae5062c60/1;
E_0xaaaae5062ce0 .event edge, v0xaaaae50645c0_0, v0xaaaae5038400_0, v0xaaaae5064740_0;
L_0xaaaae509bf40 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e56028;
L_0xaaaae509c030 .cmp/eq 4, L_0xaaaae509bf40, L_0xffff81e56070;
L_0xaaaae509c170 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e560b8;
L_0xaaaae509c260 .arith/div 32, L_0xaaaae509c170, L_0xffff81e56100;
L_0xaaaae509c3d0 .cmp/gt 32, v0xaaaae50696f0_0, L_0xffff81e56148;
L_0xaaaae509c510 .cmp/eq 32, v0xaaaae506a240_0, L_0xffff81e56190;
L_0xaaaae509e750 .arith/sub 64, v0xaaaae506a300_0, L_0xaaaae509d0d0;
L_0xaaaae509e860 .arith/sub 64, L_0xaaaae509e750, L_0xaaaae509e610;
L_0xaaaae509e9a0 .functor MUXZ 64, L_0xffff81e56538, L_0xaaaae509e860, L_0xaaaae509c030, C4<>;
S_0xaaaae5062d40 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5062900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5062f40 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae509c910 .functor AND 1, L_0xaaaae509c6e0, L_0xaaaae509c820, C4<1>, C4<1>;
L_0xaaaae509cc30 .functor AND 1, L_0xaaaae509cb40, L_0xaaaae509c3d0, C4<1>, C4<1>;
L_0xaaaae509ce80 .functor NOT 1, L_0xaaaae509c910, C4<0>, C4<0>, C4<0>;
L_0xaaaae509cf40 .functor OR 1, L_0xaaaae509ccf0, L_0xaaaae509ce80, C4<0>, C4<0>;
v0xaaaae50631a0_0 .var "BM", 31 0;
v0xaaaae50632a0_0 .var "BM_reg", 31 0;
v0xaaaae5063380_0 .var "M", 31 0;
v0xaaaae5063470_0 .var "M_reg", 31 0;
v0xaaaae5063550_0 .var "N", 31 0;
v0xaaaae5063680_0 .var "N_reg", 31 0;
v0xaaaae5063760_0 .var "PS", 63 0;
v0xaaaae5063840_0 .var "PS_reg", 63 0;
v0xaaaae5063920_0 .var "S", 31 0;
v0xaaaae5063a00_0 .var "S_reg", 31 0;
L_0xffff81e561d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5063ae0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e561d8;  1 drivers
v0xaaaae5063bc0_0 .net *"_ivl_10", 0 0, L_0xaaaae509c820;  1 drivers
L_0xffff81e562b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5063c80_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e562b0;  1 drivers
v0xaaaae5063d60_0 .net *"_ivl_16", 31 0, L_0xaaaae509ca20;  1 drivers
v0xaaaae5063e40_0 .net *"_ivl_18", 0 0, L_0xaaaae509cb40;  1 drivers
v0xaaaae5063f00_0 .net *"_ivl_2", 31 0, L_0xaaaae509c640;  1 drivers
L_0xffff81e562f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5063fe0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e562f8;  1 drivers
v0xaaaae50640c0_0 .net *"_ivl_24", 0 0, L_0xaaaae509ccf0;  1 drivers
v0xaaaae5064180_0 .net *"_ivl_26", 0 0, L_0xaaaae509ce80;  1 drivers
L_0xffff81e56340 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5064260_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e56340;  1 drivers
L_0xffff81e56220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5064340_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e56220;  1 drivers
v0xaaaae5064420_0 .net *"_ivl_6", 0 0, L_0xaaaae509c6e0;  1 drivers
L_0xffff81e56268 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae50644e0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e56268;  1 drivers
v0xaaaae50645c0_0 .net "block_size_in", 31 0, L_0xaaaae509c260;  alias, 1 drivers
v0xaaaae50646a0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5064740_0 .net "cur_base_in", 31 0, v0xaaaae5069300_0;  1 drivers
v0xaaaae5064820_0 .net "cur_base_valid", 0 0, L_0xaaaae509c3d0;  alias, 1 drivers
v0xaaaae50648e0_0 .var/2u "k", 31 0;
v0xaaaae50649c0_0 .var "lb_r", 31 0;
v0xaaaae5064aa0_0 .var "lb_r_reg", 31 0;
v0xaaaae5064b80_0 .var/2u "pow_m", 31 0;
v0xaaaae5064c60_0 .net "prim_en", 0 0, L_0xaaaae509c910;  1 drivers
v0xaaaae5064d20_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5065010_0 .net "prim_sub_out", 63 0, L_0xaaaae509d0d0;  alias, 1 drivers
v0xaaaae50650f0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae509cf40;  alias, 1 drivers
v0xaaaae50651b0_0 .var "rep_base", 31 0;
v0xaaaae5065290_0 .net "rep_base_valid", 0 0, L_0xaaaae509cc30;  1 drivers
v0xaaaae5065350_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae50653f0_0 .net "ub_in", 31 0, v0xaaaae506a4a0_0;  1 drivers
v0xaaaae50654d0_0 .var "ub_r", 31 0;
v0xaaaae50655b0_0 .var "ub_r_reg", 31 0;
E_0xaaaae5063100/0 .event edge, v0xaaaae50653f0_0, v0xaaaae50651b0_0, v0xaaaae5064aa0_0, v0xaaaae50655b0_0;
E_0xaaaae5063100/1 .event edge, v0xaaaae5063a00_0, v0xaaaae5063680_0, v0xaaaae5064740_0;
E_0xaaaae5063100 .event/or E_0xaaaae5063100/0, E_0xaaaae5063100/1;
L_0xaaaae509c640 .arith/mod 32, L_0xaaaae509c260, L_0xffff81e561d8;
L_0xaaaae509c6e0 .cmp/eq 32, L_0xaaaae509c640, L_0xffff81e56220;
L_0xaaaae509c820 .cmp/gt 32, L_0xaaaae509c260, L_0xffff81e56268;
L_0xaaaae509ca20 .arith/div 32, L_0xaaaae509c260, L_0xffff81e562b0;
L_0xaaaae509cb40 .cmp/gt 32, v0xaaaae50648e0_0, L_0xaaaae509ca20;
L_0xaaaae509ccf0 .cmp/eq 32, v0xaaaae5064d20_0, L_0xffff81e562f8;
L_0xaaaae509d0d0 .functor MUXZ 64, L_0xffff81e56340, v0xaaaae5063840_0, L_0xaaaae509c910, C4<>;
S_0xaaaae5065790 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae5062900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5065940 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae509de50 .functor AND 1, L_0xaaaae509d300, L_0xaaaae509dc50, C4<1>, C4<1>;
o0xffff81ea71e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae509e170 .functor AND 1, L_0xaaaae509e080, o0xffff81ea71e8, C4<1>, C4<1>;
L_0xaaaae509e3c0 .functor NOT 1, L_0xaaaae509de50, C4<0>, C4<0>, C4<0>;
L_0xaaaae509e480 .functor OR 1, L_0xaaaae509e230, L_0xaaaae509e3c0, C4<0>, C4<0>;
v0xaaaae5065be0_0 .var "BM", 31 0;
v0xaaaae5065ce0_0 .var "BM_reg", 31 0;
v0xaaaae5065dc0_0 .var "M", 31 0;
v0xaaaae5065eb0_0 .var "M_reg", 31 0;
v0xaaaae5065f90_0 .var "N", 31 0;
v0xaaaae50660c0_0 .var "N_reg", 31 0;
v0xaaaae50661a0_0 .var "PS", 63 0;
v0xaaaae5066280_0 .var "PS_reg", 63 0;
v0xaaaae5066360_0 .var "S", 31 0;
v0xaaaae5066440_0 .var "S_reg", 31 0;
L_0xffff81e56388 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5066520_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e56388;  1 drivers
v0xaaaae5066600_0 .net *"_ivl_10", 0 0, L_0xaaaae509dc50;  1 drivers
L_0xffff81e56460 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae50666c0_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e56460;  1 drivers
v0xaaaae50667a0_0 .net *"_ivl_16", 31 0, L_0xaaaae509df60;  1 drivers
v0xaaaae5066880_0 .net *"_ivl_18", 0 0, L_0xaaaae509e080;  1 drivers
v0xaaaae5066940_0 .net *"_ivl_2", 31 0, L_0xaaaae509d210;  1 drivers
L_0xffff81e564a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5066a20_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e564a8;  1 drivers
v0xaaaae5066b00_0 .net *"_ivl_24", 0 0, L_0xaaaae509e230;  1 drivers
v0xaaaae5066bc0_0 .net *"_ivl_26", 0 0, L_0xaaaae509e3c0;  1 drivers
L_0xffff81e564f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5066ca0_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e564f0;  1 drivers
L_0xffff81e563d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5066d80_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e563d0;  1 drivers
v0xaaaae5066e60_0 .net *"_ivl_6", 0 0, L_0xaaaae509d300;  1 drivers
L_0xffff81e56418 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5066f20_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e56418;  1 drivers
v0xaaaae5067000_0 .net "block_size_in", 31 0, L_0xaaaae509c260;  alias, 1 drivers
o0xffff81ea71b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae50670c0_0 .net "clock", 0 0, o0xffff81ea71b8;  0 drivers
v0xaaaae5067160_0 .net "cur_base_in", 31 0, v0xaaaae5069300_0;  alias, 1 drivers
v0xaaaae5067250_0 .net "cur_base_valid", 0 0, o0xffff81ea71e8;  0 drivers
v0xaaaae50672f0_0 .var/2u "k", 31 0;
v0xaaaae50673d0_0 .var "lb_r", 31 0;
v0xaaaae50674b0_0 .var "lb_r_reg", 31 0;
v0xaaaae5067590_0 .var/2u "pow_m", 31 0;
v0xaaaae5067670_0 .net "prim_en", 0 0, L_0xaaaae509de50;  1 drivers
v0xaaaae5067730_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae5067a20_0 .net "prim_sub_out", 63 0, L_0xaaaae509e610;  alias, 1 drivers
v0xaaaae5067b00_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae509e480;  alias, 1 drivers
v0xaaaae5067bc0_0 .var "rep_base", 31 0;
v0xaaaae5067ca0_0 .net "rep_base_valid", 0 0, L_0xaaaae509e170;  1 drivers
o0xffff81ea73f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5067d60_0 .net "reset", 0 0, o0xffff81ea73f8;  0 drivers
v0xaaaae5067e20_0 .net "ub_in", 31 0, v0xaaaae506a4a0_0;  alias, 1 drivers
v0xaaaae5067f10_0 .var "ub_r", 31 0;
v0xaaaae5067fd0_0 .var "ub_r_reg", 31 0;
E_0xaaaae5065b00 .event posedge, v0xaaaae50670c0_0;
E_0xaaaae5065b60/0 .event edge, v0xaaaae50653f0_0, v0xaaaae5067bc0_0, v0xaaaae50674b0_0, v0xaaaae5067fd0_0;
E_0xaaaae5065b60/1 .event edge, v0xaaaae5066440_0, v0xaaaae50660c0_0, v0xaaaae5064740_0;
E_0xaaaae5065b60 .event/or E_0xaaaae5065b60/0, E_0xaaaae5065b60/1;
L_0xaaaae509d210 .arith/mod 32, L_0xaaaae509c260, L_0xffff81e56388;
L_0xaaaae509d300 .cmp/eq 32, L_0xaaaae509d210, L_0xffff81e563d0;
L_0xaaaae509dc50 .cmp/gt 32, L_0xaaaae509c260, L_0xffff81e56418;
L_0xaaaae509df60 .arith/div 32, L_0xaaaae509c260, L_0xffff81e56460;
L_0xaaaae509e080 .cmp/gt 32, v0xaaaae50672f0_0, L_0xaaaae509df60;
L_0xaaaae509e230 .cmp/eq 32, v0xaaaae5067730_0, L_0xffff81e564a8;
L_0xaaaae509e610 .functor MUXZ 64, L_0xffff81e564f0, v0xaaaae5066280_0, L_0xaaaae509de50, C4<>;
S_0xaaaae506a950 .scope generate, "genblk1[9]" "genblk1[9]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae506ab50 .param/l "i" 0 5 22, +C4<01001>;
S_0xaaaae506ac30 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae506a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae506ae10 .param/l "group_count_n" 0 6 46, +C4<1001>;
L_0xaaaae50a0d30 .functor AND 1, L_0xaaaae509f260, L_0xaaaae509fc90, C4<1>, C4<1>;
L_0xaaaae50a1110 .functor AND 1, L_0xaaaae50a0d30, L_0xaaaae50a09c0, C4<1>, C4<1>;
v0xaaaae50704e0_0 .var "M", 31 0;
v0xaaaae50705e0_0 .var "M_reg", 31 0;
v0xaaaae50706c0_0 .var "N", 31 0;
v0xaaaae50707b0_0 .var "N_reg", 31 0;
v0xaaaae5070890_0 .var "S", 31 0;
v0xaaaae5070970_0 .var "S_reg", 31 0;
L_0xffff81e56580 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5070a50_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e56580;  1 drivers
L_0xffff81e56610 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5070b30_0 .net *"_ivl_11", 27 0, L_0xffff81e56610;  1 drivers
L_0xffff81e56658 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5070c10_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e56658;  1 drivers
L_0xffff81e566a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5070cf0_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e566a0;  1 drivers
v0xaaaae5070dd0_0 .net *"_ivl_2", 3 0, L_0xaaaae509ec90;  1 drivers
L_0xffff81e566e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5070eb0_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e566e8;  1 drivers
v0xaaaae5070f90_0 .net *"_ivl_24", 63 0, L_0xaaaae50a0c90;  1 drivers
v0xaaaae5071070_0 .net *"_ivl_26", 63 0, L_0xaaaae50a0da0;  1 drivers
L_0xffff81e56a90 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5071150_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e56a90;  1 drivers
v0xaaaae5071230_0 .net *"_ivl_32", 0 0, L_0xaaaae50a0d30;  1 drivers
L_0xffff81e565c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5071310_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e565c8;  1 drivers
v0xaaaae50713f0_0 .net *"_ivl_8", 31 0, L_0xaaaae509eec0;  1 drivers
v0xaaaae50714d0_0 .net "block_size", 31 0, L_0xaaaae509efb0;  1 drivers
v0xaaaae5071590_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5071630_0 .var "cur_base", 31 0;
v0xaaaae5071740_0 .net "cur_base_valid", 0 0, L_0xaaaae509f120;  1 drivers
v0xaaaae50717e0_0 .net "group_count_out", 63 0, L_0xaaaae50a0ee0;  alias, 1 drivers
v0xaaaae50718a0_0 .net "group_count_out_valid", 0 0, L_0xaaaae50a1110;  1 drivers
v0xaaaae5071960_0 .net "group_en", 0 0, L_0xaaaae509ed80;  1 drivers
v0xaaaae5071a20_0 .var/2u "k", 31 0;
v0xaaaae5071b00_0 .var "lb", 31 0;
v0xaaaae5071be0_0 .var "lb_reg", 31 0;
v0xaaaae5071cc0_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae5071d80_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae5071e40_0 .var/2u "pow_m", 31 0;
v0xaaaae5071f20_0 .net "prim_sub_out_1", 63 0, L_0xaaaae509fe20;  1 drivers
v0xaaaae5071fe0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae509fc90;  1 drivers
v0xaaaae5072290_0 .net "prim_sub_out_2", 63 0, L_0xaaaae50a0b50;  1 drivers
v0xaaaae5072360_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae50a09c0;  1 drivers
v0xaaaae5072430_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae50724d0_0 .var "tmp_sum", 63 0;
v0xaaaae5072570_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae5072630_0 .var "tmp_sum_reg", 63 0;
v0xaaaae5072710_0 .net "tmp_sum_valid", 0 0, L_0xaaaae509f260;  1 drivers
v0xaaaae50727d0_0 .var "ub", 31 0;
v0xaaaae50728e0_0 .var "ub_cand_0", 31 0;
v0xaaaae50729c0_0 .var "ub_cand_1", 31 0;
v0xaaaae5072aa0_0 .var "ub_reg", 31 0;
E_0xaaaae506af90/0 .event edge, v0xaaaae5071be0_0, v0xaaaae5072aa0_0, v0xaaaae5070970_0, v0xaaaae50707b0_0;
E_0xaaaae506af90/1 .event edge, v0xaaaae506ca70_0, v0xaaaae50705e0_0;
E_0xaaaae506af90 .event/or E_0xaaaae506af90/0, E_0xaaaae506af90/1;
E_0xaaaae506b010 .event edge, v0xaaaae506c8f0_0, v0xaaaae5038400_0, v0xaaaae506ca70_0;
L_0xaaaae509ec90 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e56580;
L_0xaaaae509ed80 .cmp/eq 4, L_0xaaaae509ec90, L_0xffff81e565c8;
L_0xaaaae509eec0 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e56610;
L_0xaaaae509efb0 .arith/div 32, L_0xaaaae509eec0, L_0xffff81e56658;
L_0xaaaae509f120 .cmp/gt 32, v0xaaaae5071a20_0, L_0xffff81e566a0;
L_0xaaaae509f260 .cmp/eq 32, v0xaaaae5072570_0, L_0xffff81e566e8;
L_0xaaaae50a0c90 .arith/sub 64, v0xaaaae5072630_0, L_0xaaaae509fe20;
L_0xaaaae50a0da0 .arith/sub 64, L_0xaaaae50a0c90, L_0xaaaae50a0b50;
L_0xaaaae50a0ee0 .functor MUXZ 64, L_0xffff81e56a90, L_0xaaaae50a0da0, L_0xaaaae509ed80, C4<>;
S_0xaaaae506b070 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae506ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae506b270 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae509f660 .functor AND 1, L_0xaaaae509f430, L_0xaaaae509f570, C4<1>, C4<1>;
L_0xaaaae509f980 .functor AND 1, L_0xaaaae509f890, L_0xaaaae509f120, C4<1>, C4<1>;
L_0xaaaae509fbd0 .functor NOT 1, L_0xaaaae509f660, C4<0>, C4<0>, C4<0>;
L_0xaaaae509fc90 .functor OR 1, L_0xaaaae509fa40, L_0xaaaae509fbd0, C4<0>, C4<0>;
v0xaaaae506b4d0_0 .var "BM", 31 0;
v0xaaaae506b5d0_0 .var "BM_reg", 31 0;
v0xaaaae506b6b0_0 .var "M", 31 0;
v0xaaaae506b7a0_0 .var "M_reg", 31 0;
v0xaaaae506b880_0 .var "N", 31 0;
v0xaaaae506b9b0_0 .var "N_reg", 31 0;
v0xaaaae506ba90_0 .var "PS", 63 0;
v0xaaaae506bb70_0 .var "PS_reg", 63 0;
v0xaaaae506bc50_0 .var "S", 31 0;
v0xaaaae506bd30_0 .var "S_reg", 31 0;
L_0xffff81e56730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae506be10_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e56730;  1 drivers
v0xaaaae506bef0_0 .net *"_ivl_10", 0 0, L_0xaaaae509f570;  1 drivers
L_0xffff81e56808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae506bfb0_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e56808;  1 drivers
v0xaaaae506c090_0 .net *"_ivl_16", 31 0, L_0xaaaae509f770;  1 drivers
v0xaaaae506c170_0 .net *"_ivl_18", 0 0, L_0xaaaae509f890;  1 drivers
v0xaaaae506c230_0 .net *"_ivl_2", 31 0, L_0xaaaae509f390;  1 drivers
L_0xffff81e56850 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae506c310_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e56850;  1 drivers
v0xaaaae506c3f0_0 .net *"_ivl_24", 0 0, L_0xaaaae509fa40;  1 drivers
v0xaaaae506c4b0_0 .net *"_ivl_26", 0 0, L_0xaaaae509fbd0;  1 drivers
L_0xffff81e56898 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae506c590_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e56898;  1 drivers
L_0xffff81e56778 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae506c670_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e56778;  1 drivers
v0xaaaae506c750_0 .net *"_ivl_6", 0 0, L_0xaaaae509f430;  1 drivers
L_0xffff81e567c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae506c810_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e567c0;  1 drivers
v0xaaaae506c8f0_0 .net "block_size_in", 31 0, L_0xaaaae509efb0;  alias, 1 drivers
v0xaaaae506c9d0_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae506ca70_0 .net "cur_base_in", 31 0, v0xaaaae5071630_0;  1 drivers
v0xaaaae506cb50_0 .net "cur_base_valid", 0 0, L_0xaaaae509f120;  alias, 1 drivers
v0xaaaae506cc10_0 .var/2u "k", 31 0;
v0xaaaae506ccf0_0 .var "lb_r", 31 0;
v0xaaaae506cdd0_0 .var "lb_r_reg", 31 0;
v0xaaaae506ceb0_0 .var/2u "pow_m", 31 0;
v0xaaaae506cf90_0 .net "prim_en", 0 0, L_0xaaaae509f660;  1 drivers
v0xaaaae506d050_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae506d340_0 .net "prim_sub_out", 63 0, L_0xaaaae509fe20;  alias, 1 drivers
v0xaaaae506d420_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae509fc90;  alias, 1 drivers
v0xaaaae506d4e0_0 .var "rep_base", 31 0;
v0xaaaae506d5c0_0 .net "rep_base_valid", 0 0, L_0xaaaae509f980;  1 drivers
v0xaaaae506d680_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae506d720_0 .net "ub_in", 31 0, v0xaaaae50727d0_0;  1 drivers
v0xaaaae506d800_0 .var "ub_r", 31 0;
v0xaaaae506d8e0_0 .var "ub_r_reg", 31 0;
E_0xaaaae506b430/0 .event edge, v0xaaaae506d720_0, v0xaaaae506d4e0_0, v0xaaaae506cdd0_0, v0xaaaae506d8e0_0;
E_0xaaaae506b430/1 .event edge, v0xaaaae506bd30_0, v0xaaaae506b9b0_0, v0xaaaae506ca70_0;
E_0xaaaae506b430 .event/or E_0xaaaae506b430/0, E_0xaaaae506b430/1;
L_0xaaaae509f390 .arith/mod 32, L_0xaaaae509efb0, L_0xffff81e56730;
L_0xaaaae509f430 .cmp/eq 32, L_0xaaaae509f390, L_0xffff81e56778;
L_0xaaaae509f570 .cmp/gt 32, L_0xaaaae509efb0, L_0xffff81e567c0;
L_0xaaaae509f770 .arith/div 32, L_0xaaaae509efb0, L_0xffff81e56808;
L_0xaaaae509f890 .cmp/gt 32, v0xaaaae506cc10_0, L_0xaaaae509f770;
L_0xaaaae509fa40 .cmp/eq 32, v0xaaaae506d050_0, L_0xffff81e56850;
L_0xaaaae509fe20 .functor MUXZ 64, L_0xffff81e56898, v0xaaaae506bb70_0, L_0xaaaae509f660, C4<>;
S_0xaaaae506dac0 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae506ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae506dc70 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae50a0390 .functor AND 1, L_0xaaaae50a0050, L_0xaaaae50a0190, C4<1>, C4<1>;
o0xffff81ea8a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae50a06b0 .functor AND 1, L_0xaaaae50a05c0, o0xffff81ea8a78, C4<1>, C4<1>;
L_0xaaaae50a0900 .functor NOT 1, L_0xaaaae50a0390, C4<0>, C4<0>, C4<0>;
L_0xaaaae50a09c0 .functor OR 1, L_0xaaaae50a0770, L_0xaaaae50a0900, C4<0>, C4<0>;
v0xaaaae506df10_0 .var "BM", 31 0;
v0xaaaae506e010_0 .var "BM_reg", 31 0;
v0xaaaae506e0f0_0 .var "M", 31 0;
v0xaaaae506e1e0_0 .var "M_reg", 31 0;
v0xaaaae506e2c0_0 .var "N", 31 0;
v0xaaaae506e3f0_0 .var "N_reg", 31 0;
v0xaaaae506e4d0_0 .var "PS", 63 0;
v0xaaaae506e5b0_0 .var "PS_reg", 63 0;
v0xaaaae506e690_0 .var "S", 31 0;
v0xaaaae506e770_0 .var "S_reg", 31 0;
L_0xffff81e568e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae506e850_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e568e0;  1 drivers
v0xaaaae506e930_0 .net *"_ivl_10", 0 0, L_0xaaaae50a0190;  1 drivers
L_0xffff81e569b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae506e9f0_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e569b8;  1 drivers
v0xaaaae506ead0_0 .net *"_ivl_16", 31 0, L_0xaaaae50a04a0;  1 drivers
v0xaaaae506ebb0_0 .net *"_ivl_18", 0 0, L_0xaaaae50a05c0;  1 drivers
v0xaaaae506ec70_0 .net *"_ivl_2", 31 0, L_0xaaaae509ff60;  1 drivers
L_0xffff81e56a00 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae506ed50_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e56a00;  1 drivers
v0xaaaae506ee30_0 .net *"_ivl_24", 0 0, L_0xaaaae50a0770;  1 drivers
v0xaaaae506eef0_0 .net *"_ivl_26", 0 0, L_0xaaaae50a0900;  1 drivers
L_0xffff81e56a48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae506efd0_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e56a48;  1 drivers
L_0xffff81e56928 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae506f0b0_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e56928;  1 drivers
v0xaaaae506f190_0 .net *"_ivl_6", 0 0, L_0xaaaae50a0050;  1 drivers
L_0xffff81e56970 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae506f250_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e56970;  1 drivers
v0xaaaae506f330_0 .net "block_size_in", 31 0, L_0xaaaae509efb0;  alias, 1 drivers
o0xffff81ea8a48 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae506f3f0_0 .net "clock", 0 0, o0xffff81ea8a48;  0 drivers
v0xaaaae506f490_0 .net "cur_base_in", 31 0, v0xaaaae5071630_0;  alias, 1 drivers
v0xaaaae506f580_0 .net "cur_base_valid", 0 0, o0xffff81ea8a78;  0 drivers
v0xaaaae506f620_0 .var/2u "k", 31 0;
v0xaaaae506f700_0 .var "lb_r", 31 0;
v0xaaaae506f7e0_0 .var "lb_r_reg", 31 0;
v0xaaaae506f8c0_0 .var/2u "pow_m", 31 0;
v0xaaaae506f9a0_0 .net "prim_en", 0 0, L_0xaaaae50a0390;  1 drivers
v0xaaaae506fa60_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae506fd50_0 .net "prim_sub_out", 63 0, L_0xaaaae50a0b50;  alias, 1 drivers
v0xaaaae506fe30_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae50a09c0;  alias, 1 drivers
v0xaaaae506fef0_0 .var "rep_base", 31 0;
v0xaaaae506ffd0_0 .net "rep_base_valid", 0 0, L_0xaaaae50a06b0;  1 drivers
o0xffff81ea8c88 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5070090_0 .net "reset", 0 0, o0xffff81ea8c88;  0 drivers
v0xaaaae5070150_0 .net "ub_in", 31 0, v0xaaaae50727d0_0;  alias, 1 drivers
v0xaaaae5070240_0 .var "ub_r", 31 0;
v0xaaaae5070300_0 .var "ub_r_reg", 31 0;
E_0xaaaae506de30 .event posedge, v0xaaaae506f3f0_0;
E_0xaaaae506de90/0 .event edge, v0xaaaae506d720_0, v0xaaaae506fef0_0, v0xaaaae506f7e0_0, v0xaaaae5070300_0;
E_0xaaaae506de90/1 .event edge, v0xaaaae506e770_0, v0xaaaae506e3f0_0, v0xaaaae506ca70_0;
E_0xaaaae506de90 .event/or E_0xaaaae506de90/0, E_0xaaaae506de90/1;
L_0xaaaae509ff60 .arith/mod 32, L_0xaaaae509efb0, L_0xffff81e568e0;
L_0xaaaae50a0050 .cmp/eq 32, L_0xaaaae509ff60, L_0xffff81e56928;
L_0xaaaae50a0190 .cmp/gt 32, L_0xaaaae509efb0, L_0xffff81e56970;
L_0xaaaae50a04a0 .arith/div 32, L_0xaaaae509efb0, L_0xffff81e569b8;
L_0xaaaae50a05c0 .cmp/gt 32, v0xaaaae506f620_0, L_0xaaaae50a04a0;
L_0xaaaae50a0770 .cmp/eq 32, v0xaaaae506fa60_0, L_0xffff81e56a00;
L_0xaaaae50a0b50 .functor MUXZ 64, L_0xffff81e56a48, v0xaaaae506e5b0_0, L_0xaaaae50a0390, C4<>;
S_0xaaaae5072c80 .scope generate, "genblk1[10]" "genblk1[10]" 5 22, 5 22 0, S_0xaaaae5031180;
 .timescale 0 0;
P_0xaaaae5052020 .param/l "i" 0 5 22, +C4<01010>;
S_0xaaaae5072f10 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaaae5072c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaaae50730f0 .param/l "group_count_n" 0 6 46, +C4<1010>;
L_0xaaaae50a3230 .functor AND 1, L_0xaaaae50a17a0, L_0xaaaae50a2190, C4<1>, C4<1>;
L_0xaaaae50a3610 .functor AND 1, L_0xaaaae50a3230, L_0xaaaae50a2ec0, C4<1>, C4<1>;
v0xaaaae5078c70_0 .var "M", 31 0;
v0xaaaae5078d70_0 .var "M_reg", 31 0;
v0xaaaae5078e50_0 .var "N", 31 0;
v0xaaaae5078f40_0 .var "N_reg", 31 0;
v0xaaaae5079020_0 .var "S", 31 0;
v0xaaaae5079100_0 .var "S_reg", 31 0;
L_0xffff81e56ad8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xaaaae50791e0_0 .net/2u *"_ivl_0", 3 0, L_0xffff81e56ad8;  1 drivers
L_0xffff81e56b68 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50792c0_0 .net *"_ivl_11", 27 0, L_0xffff81e56b68;  1 drivers
L_0xffff81e56bb0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaae50793a0_0 .net/2u *"_ivl_12", 31 0, L_0xffff81e56bb0;  1 drivers
L_0xffff81e56bf8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5079480_0 .net/2u *"_ivl_16", 31 0, L_0xffff81e56bf8;  1 drivers
v0xaaaae5079560_0 .net *"_ivl_2", 3 0, L_0xaaaae50a11d0;  1 drivers
L_0xffff81e56c40 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaae5079640_0 .net/2u *"_ivl_20", 31 0, L_0xffff81e56c40;  1 drivers
v0xaaaae5079720_0 .net *"_ivl_24", 63 0, L_0xaaaae50a3190;  1 drivers
v0xaaaae5079800_0 .net *"_ivl_26", 63 0, L_0xaaaae50a32a0;  1 drivers
L_0xffff81e56fe8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50798e0_0 .net/2u *"_ivl_28", 63 0, L_0xffff81e56fe8;  1 drivers
v0xaaaae50799c0_0 .net *"_ivl_32", 0 0, L_0xaaaae50a3230;  1 drivers
L_0xffff81e56b20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5079aa0_0 .net/2u *"_ivl_4", 3 0, L_0xffff81e56b20;  1 drivers
v0xaaaae5079b80_0 .net *"_ivl_8", 31 0, L_0xaaaae50a1400;  1 drivers
v0xaaaae5079c60_0 .net "block_size", 31 0, L_0xaaaae50a14f0;  1 drivers
v0xaaaae5079d20_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5079dc0_0 .var "cur_base", 31 0;
v0xaaaae5079ed0_0 .net "cur_base_valid", 0 0, L_0xaaaae50a1660;  1 drivers
v0xaaaae5079f70_0 .net "group_count_out", 63 0, L_0xaaaae50a33e0;  alias, 1 drivers
v0xaaaae507a030_0 .net "group_count_out_valid", 0 0, L_0xaaaae50a3610;  1 drivers
v0xaaaae507a0f0_0 .net "group_en", 0 0, L_0xaaaae50a12c0;  1 drivers
v0xaaaae507a1b0_0 .var/2u "k", 31 0;
v0xaaaae507a290_0 .var "lb", 31 0;
v0xaaaae507a370_0 .var "lb_reg", 31 0;
v0xaaaae507a450_0 .net "n_digs_in", 3 0, v0xaaaae507b990_0;  alias, 1 drivers
v0xaaaae507a510_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
v0xaaaae507a5d0_0 .var/2u "pow_m", 31 0;
v0xaaaae507a6b0_0 .net "prim_sub_out_1", 63 0, L_0xaaaae50a2320;  1 drivers
v0xaaaae507a770_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaaae50a2190;  1 drivers
v0xaaaae507aa20_0 .net "prim_sub_out_2", 63 0, L_0xaaaae50a3050;  1 drivers
v0xaaaae507aaf0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaaae50a2ec0;  1 drivers
v0xaaaae507abc0_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae507ac60_0 .var "tmp_sum", 63 0;
v0xaaaae507ad00_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaae507adc0_0 .var "tmp_sum_reg", 63 0;
v0xaaaae507aea0_0 .net "tmp_sum_valid", 0 0, L_0xaaaae50a17a0;  1 drivers
v0xaaaae507af60_0 .var "ub", 31 0;
v0xaaaae507b070_0 .var "ub_cand_0", 31 0;
v0xaaaae507b150_0 .var "ub_cand_1", 31 0;
v0xaaaae507b230_0 .var "ub_reg", 31 0;
E_0xaaaae5073270/0 .event edge, v0xaaaae507a370_0, v0xaaaae507b230_0, v0xaaaae5079100_0, v0xaaaae5078f40_0;
E_0xaaaae5073270/1 .event edge, v0xaaaae5074ff0_0, v0xaaaae5078d70_0;
E_0xaaaae5073270 .event/or E_0xaaaae5073270/0, E_0xaaaae5073270/1;
E_0xaaaae50732f0 .event edge, v0xaaaae5074c60_0, v0xaaaae5038400_0, v0xaaaae5074ff0_0;
L_0xaaaae50a11d0 .arith/mod 4, v0xaaaae507b990_0, L_0xffff81e56ad8;
L_0xaaaae50a12c0 .cmp/eq 4, L_0xaaaae50a11d0, L_0xffff81e56b20;
L_0xaaaae50a1400 .concat [ 4 28 0 0], v0xaaaae507b990_0, L_0xffff81e56b68;
L_0xaaaae50a14f0 .arith/div 32, L_0xaaaae50a1400, L_0xffff81e56bb0;
L_0xaaaae50a1660 .cmp/gt 32, v0xaaaae507a1b0_0, L_0xffff81e56bf8;
L_0xaaaae50a17a0 .cmp/eq 32, v0xaaaae507ad00_0, L_0xffff81e56c40;
L_0xaaaae50a3190 .arith/sub 64, v0xaaaae507adc0_0, L_0xaaaae50a2320;
L_0xaaaae50a32a0 .arith/sub 64, L_0xaaaae50a3190, L_0xaaaae50a3050;
L_0xaaaae50a33e0 .functor MUXZ 64, L_0xffff81e56fe8, L_0xaaaae50a32a0, L_0xaaaae50a12c0, C4<>;
S_0xaaaae5073350 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaaae5072f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5073550 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaaae50a1b60 .functor AND 1, L_0xaaaae50a1930, L_0xaaaae50a1a70, C4<1>, C4<1>;
L_0xaaaae50a1e80 .functor AND 1, L_0xaaaae50a1d90, L_0xaaaae50a1660, C4<1>, C4<1>;
L_0xaaaae50a20d0 .functor NOT 1, L_0xaaaae50a1b60, C4<0>, C4<0>, C4<0>;
L_0xaaaae50a2190 .functor OR 1, L_0xaaaae50a1f40, L_0xaaaae50a20d0, C4<0>, C4<0>;
v0xaaaae5073840_0 .var "BM", 31 0;
v0xaaaae5073940_0 .var "BM_reg", 31 0;
v0xaaaae5073a20_0 .var "M", 31 0;
v0xaaaae5073b10_0 .var "M_reg", 31 0;
v0xaaaae5073bf0_0 .var "N", 31 0;
v0xaaaae5073d20_0 .var "N_reg", 31 0;
v0xaaaae5073e00_0 .var "PS", 63 0;
v0xaaaae5073ee0_0 .var "PS_reg", 63 0;
v0xaaaae5073fc0_0 .var "S", 31 0;
v0xaaaae50740a0_0 .var "S_reg", 31 0;
L_0xffff81e56c88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5074180_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e56c88;  1 drivers
v0xaaaae5074260_0 .net *"_ivl_10", 0 0, L_0xaaaae50a1a70;  1 drivers
L_0xffff81e56d60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5074320_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e56d60;  1 drivers
v0xaaaae5074400_0 .net *"_ivl_16", 31 0, L_0xaaaae50a1c70;  1 drivers
v0xaaaae50744e0_0 .net *"_ivl_18", 0 0, L_0xaaaae50a1d90;  1 drivers
v0xaaaae50745a0_0 .net *"_ivl_2", 31 0, L_0xaaaae50a1890;  1 drivers
L_0xffff81e56da8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae5074680_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e56da8;  1 drivers
v0xaaaae5074760_0 .net *"_ivl_24", 0 0, L_0xaaaae50a1f40;  1 drivers
v0xaaaae5074820_0 .net *"_ivl_26", 0 0, L_0xaaaae50a20d0;  1 drivers
L_0xffff81e56df0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5074900_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e56df0;  1 drivers
L_0xffff81e56cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae50749e0_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e56cd0;  1 drivers
v0xaaaae5074ac0_0 .net *"_ivl_6", 0 0, L_0xaaaae50a1930;  1 drivers
L_0xffff81e56d18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae5074b80_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e56d18;  1 drivers
v0xaaaae5074c60_0 .net "block_size_in", 31 0, L_0xaaaae50a14f0;  alias, 1 drivers
v0xaaaae5074d40_0 .net "clock", 0 0, v0xaaaae507d300_0;  alias, 1 drivers
v0xaaaae5074ff0_0 .net "cur_base_in", 31 0, v0xaaaae5079dc0_0;  1 drivers
v0xaaaae50750d0_0 .net "cur_base_valid", 0 0, L_0xaaaae50a1660;  alias, 1 drivers
v0xaaaae5075190_0 .var/2u "k", 31 0;
v0xaaaae5075270_0 .var "lb_r", 31 0;
v0xaaaae5075350_0 .var "lb_r_reg", 31 0;
v0xaaaae5075430_0 .var/2u "pow_m", 31 0;
v0xaaaae5075510_0 .net "prim_en", 0 0, L_0xaaaae50a1b60;  1 drivers
v0xaaaae50755d0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae50758c0_0 .net "prim_sub_out", 63 0, L_0xaaaae50a2320;  alias, 1 drivers
v0xaaaae50759a0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae50a2190;  alias, 1 drivers
v0xaaaae5075a60_0 .var "rep_base", 31 0;
v0xaaaae5075b40_0 .net "rep_base_valid", 0 0, L_0xaaaae50a1e80;  1 drivers
v0xaaaae5075c00_0 .net "reset", 0 0, v0xaaaae507d7f0_0;  alias, 1 drivers
v0xaaaae5075eb0_0 .net "ub_in", 31 0, v0xaaaae507af60_0;  1 drivers
v0xaaaae5075f90_0 .var "ub_r", 31 0;
v0xaaaae5076070_0 .var "ub_r_reg", 31 0;
E_0xaaaae50737a0/0 .event edge, v0xaaaae5075eb0_0, v0xaaaae5075a60_0, v0xaaaae5075350_0, v0xaaaae5076070_0;
E_0xaaaae50737a0/1 .event edge, v0xaaaae50740a0_0, v0xaaaae5073d20_0, v0xaaaae5074ff0_0;
E_0xaaaae50737a0 .event/or E_0xaaaae50737a0/0, E_0xaaaae50737a0/1;
L_0xaaaae50a1890 .arith/mod 32, L_0xaaaae50a14f0, L_0xffff81e56c88;
L_0xaaaae50a1930 .cmp/eq 32, L_0xaaaae50a1890, L_0xffff81e56cd0;
L_0xaaaae50a1a70 .cmp/gt 32, L_0xaaaae50a14f0, L_0xffff81e56d18;
L_0xaaaae50a1c70 .arith/div 32, L_0xaaaae50a14f0, L_0xffff81e56d60;
L_0xaaaae50a1d90 .cmp/gt 32, v0xaaaae5075190_0, L_0xaaaae50a1c70;
L_0xaaaae50a1f40 .cmp/eq 32, v0xaaaae50755d0_0, L_0xffff81e56da8;
L_0xaaaae50a2320 .functor MUXZ 64, L_0xffff81e56df0, v0xaaaae5073ee0_0, L_0xaaaae50a1b60, C4<>;
S_0xaaaae5076250 .scope module, "prim_calc_2" "prim_calc" 6 143, 6 156 0, S_0xaaaae5072f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaae5076400 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaaae50a2890 .functor AND 1, L_0xaaaae50a2550, L_0xaaaae50a2690, C4<1>, C4<1>;
o0xffff81eaa308 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaae50a2bb0 .functor AND 1, L_0xaaaae50a2ac0, o0xffff81eaa308, C4<1>, C4<1>;
L_0xaaaae50a2e00 .functor NOT 1, L_0xaaaae50a2890, C4<0>, C4<0>, C4<0>;
L_0xaaaae50a2ec0 .functor OR 1, L_0xaaaae50a2c70, L_0xaaaae50a2e00, C4<0>, C4<0>;
v0xaaaae50766a0_0 .var "BM", 31 0;
v0xaaaae50767a0_0 .var "BM_reg", 31 0;
v0xaaaae5076880_0 .var "M", 31 0;
v0xaaaae5076970_0 .var "M_reg", 31 0;
v0xaaaae5076a50_0 .var "N", 31 0;
v0xaaaae5076b80_0 .var "N_reg", 31 0;
v0xaaaae5076c60_0 .var "PS", 63 0;
v0xaaaae5076d40_0 .var "PS_reg", 63 0;
v0xaaaae5076e20_0 .var "S", 31 0;
v0xaaaae5076f00_0 .var "S_reg", 31 0;
L_0xffff81e56e38 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5076fe0_0 .net/2u *"_ivl_0", 31 0, L_0xffff81e56e38;  1 drivers
v0xaaaae50770c0_0 .net *"_ivl_10", 0 0, L_0xaaaae50a2690;  1 drivers
L_0xffff81e56f10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae5077180_0 .net/2u *"_ivl_14", 31 0, L_0xffff81e56f10;  1 drivers
v0xaaaae5077260_0 .net *"_ivl_16", 31 0, L_0xaaaae50a29a0;  1 drivers
v0xaaaae5077340_0 .net *"_ivl_18", 0 0, L_0xaaaae50a2ac0;  1 drivers
v0xaaaae5077400_0 .net *"_ivl_2", 31 0, L_0xaaaae50a2460;  1 drivers
L_0xffff81e56f58 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaae50774e0_0 .net/2u *"_ivl_22", 31 0, L_0xffff81e56f58;  1 drivers
v0xaaaae50775c0_0 .net *"_ivl_24", 0 0, L_0xaaaae50a2c70;  1 drivers
v0xaaaae5077680_0 .net *"_ivl_26", 0 0, L_0xaaaae50a2e00;  1 drivers
L_0xffff81e56fa0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5077760_0 .net/2u *"_ivl_30", 63 0, L_0xffff81e56fa0;  1 drivers
L_0xffff81e56e80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae5077840_0 .net/2u *"_ivl_4", 31 0, L_0xffff81e56e80;  1 drivers
v0xaaaae5077920_0 .net *"_ivl_6", 0 0, L_0xaaaae50a2550;  1 drivers
L_0xffff81e56ec8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaae50779e0_0 .net/2u *"_ivl_8", 31 0, L_0xffff81e56ec8;  1 drivers
v0xaaaae5077ac0_0 .net "block_size_in", 31 0, L_0xaaaae50a14f0;  alias, 1 drivers
o0xffff81eaa2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5077b80_0 .net "clock", 0 0, o0xffff81eaa2d8;  0 drivers
v0xaaaae5077c20_0 .net "cur_base_in", 31 0, v0xaaaae5079dc0_0;  alias, 1 drivers
v0xaaaae5077d10_0 .net "cur_base_valid", 0 0, o0xffff81eaa308;  0 drivers
v0xaaaae5077db0_0 .var/2u "k", 31 0;
v0xaaaae5077e90_0 .var "lb_r", 31 0;
v0xaaaae5077f70_0 .var "lb_r_reg", 31 0;
v0xaaaae5078050_0 .var/2u "pow_m", 31 0;
v0xaaaae5078130_0 .net "prim_en", 0 0, L_0xaaaae50a2890;  1 drivers
v0xaaaae50781f0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaae50784e0_0 .net "prim_sub_out", 63 0, L_0xaaaae50a3050;  alias, 1 drivers
v0xaaaae50785c0_0 .net "prim_sub_out_valid", 0 0, L_0xaaaae50a2ec0;  alias, 1 drivers
v0xaaaae5078680_0 .var "rep_base", 31 0;
v0xaaaae5078760_0 .net "rep_base_valid", 0 0, L_0xaaaae50a2bb0;  1 drivers
o0xffff81eaa518 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaae5078820_0 .net "reset", 0 0, o0xffff81eaa518;  0 drivers
v0xaaaae50788e0_0 .net "ub_in", 31 0, v0xaaaae507af60_0;  alias, 1 drivers
v0xaaaae50789d0_0 .var "ub_r", 31 0;
v0xaaaae5078a90_0 .var "ub_r_reg", 31 0;
E_0xaaaae50765c0 .event posedge, v0xaaaae5077b80_0;
E_0xaaaae5076620/0 .event edge, v0xaaaae5075eb0_0, v0xaaaae5078680_0, v0xaaaae5077f70_0, v0xaaaae5078a90_0;
E_0xaaaae5076620/1 .event edge, v0xaaaae5076f00_0, v0xaaaae5076b80_0, v0xaaaae5074ff0_0;
E_0xaaaae5076620 .event/or E_0xaaaae5076620/0, E_0xaaaae5076620/1;
L_0xaaaae50a2460 .arith/mod 32, L_0xaaaae50a14f0, L_0xffff81e56e38;
L_0xaaaae50a2550 .cmp/eq 32, L_0xaaaae50a2460, L_0xffff81e56e80;
L_0xaaaae50a2690 .cmp/gt 32, L_0xaaaae50a14f0, L_0xffff81e56ec8;
L_0xaaaae50a29a0 .arith/div 32, L_0xaaaae50a14f0, L_0xffff81e56f10;
L_0xaaaae50a2ac0 .cmp/gt 32, v0xaaaae5077db0_0, L_0xaaaae50a29a0;
L_0xaaaae50a2c70 .cmp/eq 32, v0xaaaae50781f0_0, L_0xffff81e56f58;
L_0xaaaae50a3050 .functor MUXZ 64, L_0xffff81e56fa0, v0xaaaae5076d40_0, L_0xaaaae50a2890, C4<>;
S_0xaaaae507b410 .scope module, "get_digs_0" "get_digs" 5 12, 6 3 0, S_0xaaaae5031180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "n_in";
    .port_info 1 /OUTPUT 4 "digs_out";
v0xaaaae507b990_0 .var "digs_out", 3 0;
v0xaaaae507ba70_0 .net "n_in", 31 0, v0xaaaae507d730_0;  alias, 1 drivers
E_0xaaaae507b610 .event edge, v0xaaaae5038400_0;
S_0xaaaae507b690 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 12, 6 12 0, S_0xaaaae507b410;
 .timescale 0 0;
v0xaaaae507b890_0 .var/2s "i", 31 0;
S_0xaaaae507bb90 .scope module, "pref" "pref_lookup" 5 100, 6 20 0, S_0xaaaae5031180;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "idx";
    .port_info 1 /OUTPUT 64 "value";
v0xaaaae507be30_0 .net "idx", 3 0, L_0xaaaae50a3d90;  1 drivers
v0xaaaae507bf30_0 .var "value", 63 0;
E_0xaaaae507bdb0 .event edge, v0xaaaae507be30_0;
S_0xaaaae507ceb0 .scope task, "load_bounds" "load_bounds" 4 10, 4 10 0, S_0xaaaae50016d0;
 .timescale 0 0;
v0xaaaae507d120_0 .var/2u "end_bound", 63 0;
v0xaaaae507d220_0 .var/2u "start_bound", 63 0;
E_0xaaaae507d060 .event negedge, v0xaaaae50330b0_0;
E_0xaaaae507d0c0 .event posedge, v0xaaaae507c390_0;
TD_aoc2_tb.load_bounds ;
    %load/vec4 v0xaaaae507d120_0;
    %pad/u 32;
    %store/vec4 v0xaaaae507d730_0, 0, 32;
    %wait E_0xaaaae507d0c0;
    %load/vec4 v0xaaaae507d3c0_0;
    %cast2;
    %store/vec4 v0xaaaae507d620_0, 0, 64;
    %wait E_0xaaaae507d060;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae507d7f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.14, 5;
    %jmp/1 T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae507d060;
    %jmp T_1.13;
T_1.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae507d7f0_0, 0, 1;
    %wait E_0xaaaae507d060;
    %load/vec4 v0xaaaae507d220_0;
    %subi 1, 0, 64;
    %pad/u 32;
    %store/vec4 v0xaaaae507d730_0, 0, 32;
    %wait E_0xaaaae507d0c0;
    %load/vec4 v0xaaaae507d3c0_0;
    %cast2;
    %store/vec4 v0xaaaae507d890_0, 0, 64;
    %wait E_0xaaaae507d060;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae507d7f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.16, 5;
    %jmp/1 T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae507d060;
    %jmp T_1.15;
T_1.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae507d7f0_0, 0, 1;
    %wait E_0xaaaae507d060;
    %load/vec4 v0xaaaae507d620_0;
    %load/vec4 v0xaaaae507d890_0;
    %sub;
    %cast2;
    %store/vec4 v0xaaaae507d970_0, 0, 64;
    %end;
    .scope S_0xaaaae5031a20;
T_2 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5033d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5033be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5033310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50335b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaae5033310_0;
    %load/vec4 v0xaaaae5032fd0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5033250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaae5033310_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5033310_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5033310_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae50335b0_0, 0;
    %load/vec4 v0xaaaae50335b0_0;
    %load/vec4 v0xaaaae5033be0_0;
    %add;
    %assign/vec4 v0xaaaae5033be0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaae5031a20;
T_3 ;
Ewait_0 .event/or E_0xaaaae5028830, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae50333f0_0, 0, 32;
    %load/vec4 v0xaaaae5033e40_0;
    %load/vec4 v0xaaaae5033be0_0;
    %div;
    %store/vec4 v0xaaaae5033f20_0, 0, 32;
    %load/vec4 v0xaaaae50334d0_0;
    %load/vec4 v0xaaaae5034000_0;
    %add;
    %store/vec4 v0xaaaae5032330_0, 0, 32;
    %load/vec4 v0xaaaae5034000_0;
    %load/vec4 v0xaaaae50334d0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5031f60_0, 0, 32;
    %load/vec4 v0xaaaae5032410_0;
    %load/vec4 v0xaaaae5032090_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae4f2e0f0_0, 0, 32;
    %load/vec4 v0xaaaae5033170_0;
    %load/vec4 v0xaaaae5033be0_0;
    %mul;
    %store/vec4 v0xaaaae4f35fa0_0, 0, 32;
    %load/vec4 v0xaaaae50334d0_0;
    %load/vec4 v0xaaaae5034000_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0xaaaae4f35fa0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae4f2e0f0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaaae5032170_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaae5031a20;
T_4 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5033d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5034000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50334d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5032410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5032090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae4f24fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae4f38470_0, 0;
    %load/vec4 v0xaaaae5032170_0;
    %assign/vec4 v0xaaaae5032250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5033750_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaae5033cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaae5033f20_0;
    %assign/vec4 v0xaaaae5034000_0, 0;
    %load/vec4 v0xaaaae50333f0_0;
    %assign/vec4 v0xaaaae50334d0_0, 0;
    %load/vec4 v0xaaaae5032330_0;
    %assign/vec4 v0xaaaae5032410_0, 0;
    %load/vec4 v0xaaaae5031f60_0;
    %assign/vec4 v0xaaaae5032090_0, 0;
    %load/vec4 v0xaaaae4f2e0f0_0;
    %assign/vec4 v0xaaaae4f24fc0_0, 0;
    %load/vec4 v0xaaaae4f35fa0_0;
    %assign/vec4 v0xaaaae4f38470_0, 0;
    %load/vec4 v0xaaaae5032170_0;
    %assign/vec4 v0xaaaae5032250_0, 0;
    %load/vec4 v0xaaaae5033750_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0xaaaae5033750_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5033750_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaae50341e0;
T_5 ;
    %wait E_0xaaaae5028a80;
    %load/vec4 v0xaaaae5036710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5036570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5035ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5035f40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaae5035ca0_0;
    %load/vec4 v0xaaaae50359e0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5035c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xaaaae5035ca0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5035ca0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5035ca0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5035f40_0, 0;
    %load/vec4 v0xaaaae5035f40_0;
    %load/vec4 v0xaaaae5036570_0;
    %add;
    %assign/vec4 v0xaaaae5036570_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaae50341e0;
T_6 ;
Ewait_1 .event/or E_0xaaaae5034570, E_0x0;
    %wait Ewait_1;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae5035d80_0, 0, 32;
    %load/vec4 v0xaaaae50367d0_0;
    %load/vec4 v0xaaaae5036570_0;
    %div;
    %store/vec4 v0xaaaae50368c0_0, 0, 32;
    %load/vec4 v0xaaaae5035e60_0;
    %load/vec4 v0xaaaae5036980_0;
    %add;
    %store/vec4 v0xaaaae5034d40_0, 0, 32;
    %load/vec4 v0xaaaae5036980_0;
    %load/vec4 v0xaaaae5035e60_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5034970_0, 0, 32;
    %load/vec4 v0xaaaae5034e20_0;
    %load/vec4 v0xaaaae5034aa0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae50347d0_0, 0, 32;
    %load/vec4 v0xaaaae5035b40_0;
    %load/vec4 v0xaaaae5036570_0;
    %mul;
    %store/vec4 v0xaaaae50345f0_0, 0, 32;
    %load/vec4 v0xaaaae5035e60_0;
    %load/vec4 v0xaaaae5036980_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0xaaaae50345f0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae50347d0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0xaaaae5034b80_0, 0, 64;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaae50341e0;
T_7 ;
    %wait E_0xaaaae5028a80;
    %load/vec4 v0xaaaae5036710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5036980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5035e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5034e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5034aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5034890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50346f0_0, 0;
    %load/vec4 v0xaaaae5034b80_0;
    %assign/vec4 v0xaaaae5034c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50360e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaae5036650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xaaaae50368c0_0;
    %assign/vec4 v0xaaaae5036980_0, 0;
    %load/vec4 v0xaaaae5035d80_0;
    %assign/vec4 v0xaaaae5035e60_0, 0;
    %load/vec4 v0xaaaae5034d40_0;
    %assign/vec4 v0xaaaae5034e20_0, 0;
    %load/vec4 v0xaaaae5034970_0;
    %assign/vec4 v0xaaaae5034aa0_0, 0;
    %load/vec4 v0xaaaae50347d0_0;
    %assign/vec4 v0xaaaae5034890_0, 0;
    %load/vec4 v0xaaaae50345f0_0;
    %assign/vec4 v0xaaaae50346f0_0, 0;
    %load/vec4 v0xaaaae5034b80_0;
    %assign/vec4 v0xaaaae5034c60_0, 0;
    %load/vec4 v0xaaaae50360e0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0xaaaae50360e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50360e0_0, 0;
T_7.4 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaae5031700;
T_8 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5038b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5037cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5038080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50384e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaae5038080_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0xaaaae5038080_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5038080_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5038080_0;
    %load/vec4 v0xaaaae5037b50_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae50384e0_0, 0;
    %load/vec4 v0xaaaae50384e0_0;
    %load/vec4 v0xaaaae5037cb0_0;
    %add;
    %assign/vec4 v0xaaaae5037cb0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaae5031700;
T_9 ;
Ewait_2 .event/or E_0xaaaae4e936f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaae5037b50_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5037b50_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0xaaaae5038160_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5037b50_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae5038fc0_0, 0, 32;
    %load/vec4 v0xaaaae5038400_0;
    %load/vec4 v0xaaaae5037cb0_0;
    %div;
    %store/vec4 v0xaaaae50390a0_0, 0, 32;
    %load/vec4 v0xaaaae5038fc0_0;
    %load/vec4 v0xaaaae50390a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0xaaaae5038fc0_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0xaaaae50390a0_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0xaaaae5038eb0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaae5031700;
T_10 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5038b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5038240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5039180_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaae5038160_0;
    %assign/vec4 v0xaaaae5038240_0, 0;
    %load/vec4 v0xaaaae5038eb0_0;
    %assign/vec4 v0xaaaae5039180_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaae5031700;
T_11 ;
Ewait_3 .event/or E_0xaaaae4e97280, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaae5038240_0;
    %load/vec4 v0xaaaae5039180_0;
    %add;
    %store/vec4 v0xaaaae5036f10_0, 0, 32;
    %load/vec4 v0xaaaae5039180_0;
    %load/vec4 v0xaaaae5038240_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5036d40_0, 0, 32;
    %load/vec4 v0xaaaae5036ff0_0;
    %load/vec4 v0xaaaae5036e30_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5036b60_0, 0, 32;
    %load/vec4 v0xaaaae5037cb0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5036c60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae5038bd0_0, 0, 64;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaaae5031700;
T_12 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5038b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5036ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5036e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5036c60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5038bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5038c70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaae5037da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaae5036f10_0;
    %assign/vec4 v0xaaaae5036ff0_0, 0;
    %load/vec4 v0xaaaae5036d40_0;
    %assign/vec4 v0xaaaae5036e30_0, 0;
    %load/vec4 v0xaaaae5036b60_0;
    %assign/vec4 v0xaaaae5036c60_0, 0;
    %load/vec4 v0xaaaae5038bd0_0;
    %assign/vec4 v0xaaaae5038d10_0, 0;
    %load/vec4 v0xaaaae5038c70_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0xaaaae5038c70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5038c70_0, 0;
T_12.4 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaae5039a80;
T_13 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae503c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503bef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503b8c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaae503b620_0;
    %load/vec4 v0xaaaae503b300_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae503b560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xaaaae503b620_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae503b620_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae503b620_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae503b8c0_0, 0;
    %load/vec4 v0xaaaae503b8c0_0;
    %load/vec4 v0xaaaae503bef0_0;
    %add;
    %assign/vec4 v0xaaaae503bef0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaae5039a80;
T_14 ;
Ewait_4 .event/or E_0xaaaae5039e40, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae503b700_0, 0, 32;
    %load/vec4 v0xaaaae503c180_0;
    %load/vec4 v0xaaaae503bef0_0;
    %div;
    %store/vec4 v0xaaaae503c260_0, 0, 32;
    %load/vec4 v0xaaaae503b7e0_0;
    %load/vec4 v0xaaaae503c340_0;
    %add;
    %store/vec4 v0xaaaae503a660_0, 0, 32;
    %load/vec4 v0xaaaae503c340_0;
    %load/vec4 v0xaaaae503b7e0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae503a290_0, 0, 32;
    %load/vec4 v0xaaaae503a740_0;
    %load/vec4 v0xaaaae503a3c0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae503a0c0_0, 0, 32;
    %load/vec4 v0xaaaae503b480_0;
    %load/vec4 v0xaaaae503bef0_0;
    %mul;
    %store/vec4 v0xaaaae5039ee0_0, 0, 32;
    %load/vec4 v0xaaaae503b7e0_0;
    %load/vec4 v0xaaaae503c340_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0xaaaae5039ee0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae503a0c0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0xaaaae503a4a0_0, 0, 64;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xaaaae5039a80;
T_15 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae503c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503c340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503b7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503a740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503a3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503a1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5039fe0_0, 0;
    %load/vec4 v0xaaaae503a4a0_0;
    %assign/vec4 v0xaaaae503a580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503ba60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaae503bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xaaaae503c260_0;
    %assign/vec4 v0xaaaae503c340_0, 0;
    %load/vec4 v0xaaaae503b700_0;
    %assign/vec4 v0xaaaae503b7e0_0, 0;
    %load/vec4 v0xaaaae503a660_0;
    %assign/vec4 v0xaaaae503a740_0, 0;
    %load/vec4 v0xaaaae503a290_0;
    %assign/vec4 v0xaaaae503a3c0_0, 0;
    %load/vec4 v0xaaaae503a0c0_0;
    %assign/vec4 v0xaaaae503a1b0_0, 0;
    %load/vec4 v0xaaaae5039ee0_0;
    %assign/vec4 v0xaaaae5039fe0_0, 0;
    %load/vec4 v0xaaaae503a4a0_0;
    %assign/vec4 v0xaaaae503a580_0, 0;
    %load/vec4 v0xaaaae503ba60_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v0xaaaae503ba60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae503ba60_0, 0;
T_15.4 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaae503c570;
T_16 ;
    %wait E_0xaaaae503c8e0;
    %load/vec4 v0xaaaae503eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503e940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503e070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503e310_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaae503e070_0;
    %load/vec4 v0xaaaae503ddb0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae503dfd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xaaaae503e070_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae503e070_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae503e070_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae503e310_0, 0;
    %load/vec4 v0xaaaae503e310_0;
    %load/vec4 v0xaaaae503e940_0;
    %add;
    %assign/vec4 v0xaaaae503e940_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaae503c570;
T_17 ;
Ewait_5 .event/or E_0xaaaae503c940, E_0x0;
    %wait Ewait_5;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae503e150_0, 0, 32;
    %load/vec4 v0xaaaae503eba0_0;
    %load/vec4 v0xaaaae503e940_0;
    %div;
    %store/vec4 v0xaaaae503ec90_0, 0, 32;
    %load/vec4 v0xaaaae503e230_0;
    %load/vec4 v0xaaaae503ed50_0;
    %add;
    %store/vec4 v0xaaaae503d110_0, 0, 32;
    %load/vec4 v0xaaaae503ed50_0;
    %load/vec4 v0xaaaae503e230_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae503cd40_0, 0, 32;
    %load/vec4 v0xaaaae503d1f0_0;
    %load/vec4 v0xaaaae503ce70_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae503cba0_0, 0, 32;
    %load/vec4 v0xaaaae503df10_0;
    %load/vec4 v0xaaaae503e940_0;
    %mul;
    %store/vec4 v0xaaaae503c9c0_0, 0, 32;
    %load/vec4 v0xaaaae503e230_0;
    %load/vec4 v0xaaaae503ed50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0xaaaae503c9c0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae503cba0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0xaaaae503cf50_0, 0, 64;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaaae503c570;
T_18 ;
    %wait E_0xaaaae503c8e0;
    %load/vec4 v0xaaaae503eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503ed50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503e230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503d1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503ce70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503cc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503cac0_0, 0;
    %load/vec4 v0xaaaae503cf50_0;
    %assign/vec4 v0xaaaae503d030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503e4b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaae503ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xaaaae503ec90_0;
    %assign/vec4 v0xaaaae503ed50_0, 0;
    %load/vec4 v0xaaaae503e150_0;
    %assign/vec4 v0xaaaae503e230_0, 0;
    %load/vec4 v0xaaaae503d110_0;
    %assign/vec4 v0xaaaae503d1f0_0, 0;
    %load/vec4 v0xaaaae503cd40_0;
    %assign/vec4 v0xaaaae503ce70_0, 0;
    %load/vec4 v0xaaaae503cba0_0;
    %assign/vec4 v0xaaaae503cc60_0, 0;
    %load/vec4 v0xaaaae503c9c0_0;
    %assign/vec4 v0xaaaae503cac0_0, 0;
    %load/vec4 v0xaaaae503cf50_0;
    %assign/vec4 v0xaaaae503d030_0, 0;
    %load/vec4 v0xaaaae503e4b0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0xaaaae503e4b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae503e4b0_0, 0;
T_18.4 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaae5039640;
T_19 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5040ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5040080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5040470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5040870_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaae5040470_0;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0xaaaae5040470_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5040470_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5040470_0;
    %load/vec4 v0xaaaae503ff20_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5040870_0, 0;
    %load/vec4 v0xaaaae5040870_0;
    %load/vec4 v0xaaaae5040080_0;
    %add;
    %assign/vec4 v0xaaaae5040080_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaae5039640;
T_20 ;
Ewait_6 .event/or E_0xaaaae5039a20, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaae503ff20_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae503ff20_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0xaaaae5040550_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae503ff20_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae5041350_0, 0, 32;
    %load/vec4 v0xaaaae50407d0_0;
    %load/vec4 v0xaaaae5040080_0;
    %div;
    %store/vec4 v0xaaaae5041430_0, 0, 32;
    %load/vec4 v0xaaaae5041350_0;
    %load/vec4 v0xaaaae5041430_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0xaaaae5041350_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %load/vec4 v0xaaaae5041430_0;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %store/vec4 v0xaaaae5041240_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaaae5039640;
T_21 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5040ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5040630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5041510_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaae5040550_0;
    %assign/vec4 v0xaaaae5040630_0, 0;
    %load/vec4 v0xaaaae5041240_0;
    %assign/vec4 v0xaaaae5041510_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaae5039640;
T_22 ;
Ewait_7 .event/or E_0xaaaae50399a0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaaae5040630_0;
    %load/vec4 v0xaaaae5041510_0;
    %add;
    %store/vec4 v0xaaaae503f2e0_0, 0, 32;
    %load/vec4 v0xaaaae5041510_0;
    %load/vec4 v0xaaaae5040630_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae503f110_0, 0, 32;
    %load/vec4 v0xaaaae503f3c0_0;
    %load/vec4 v0xaaaae503f200_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae503ef30_0, 0, 32;
    %load/vec4 v0xaaaae5040080_0;
    %pad/u 64;
    %load/vec4 v0xaaaae503f030_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae5040f40_0, 0, 64;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaae5039640;
T_23 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5040ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503f3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503f200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae503f030_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5040f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5040fe0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaae5040190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0xaaaae503f2e0_0;
    %assign/vec4 v0xaaaae503f3c0_0, 0;
    %load/vec4 v0xaaaae503f110_0;
    %assign/vec4 v0xaaaae503f200_0, 0;
    %load/vec4 v0xaaaae503ef30_0;
    %assign/vec4 v0xaaaae503f030_0, 0;
    %load/vec4 v0xaaaae5040f40_0;
    %assign/vec4 v0xaaaae50410a0_0, 0;
    %load/vec4 v0xaaaae5040fe0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_23.4, 5;
    %load/vec4 v0xaaaae5040fe0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5040fe0_0, 0;
T_23.4 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xaaaae5041df0;
T_24 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5044430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5044290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50439c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5043c60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaae50439c0_0;
    %load/vec4 v0xaaaae50436a0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5043900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaaae50439c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50439c0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50439c0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5043c60_0, 0;
    %load/vec4 v0xaaaae5043c60_0;
    %load/vec4 v0xaaaae5044290_0;
    %add;
    %assign/vec4 v0xaaaae5044290_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaae5041df0;
T_25 ;
Ewait_8 .event/or E_0xaaaae50421e0, E_0x0;
    %wait Ewait_8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae5043aa0_0, 0, 32;
    %load/vec4 v0xaaaae5044560_0;
    %load/vec4 v0xaaaae5044290_0;
    %div;
    %store/vec4 v0xaaaae5044640_0, 0, 32;
    %load/vec4 v0xaaaae5043b80_0;
    %load/vec4 v0xaaaae5044720_0;
    %add;
    %store/vec4 v0xaaaae5042a00_0, 0, 32;
    %load/vec4 v0xaaaae5044720_0;
    %load/vec4 v0xaaaae5043b80_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5042630_0, 0, 32;
    %load/vec4 v0xaaaae5042ae0_0;
    %load/vec4 v0xaaaae5042760_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5042460_0, 0, 32;
    %load/vec4 v0xaaaae5043820_0;
    %load/vec4 v0xaaaae5044290_0;
    %mul;
    %store/vec4 v0xaaaae5042280_0, 0, 32;
    %load/vec4 v0xaaaae5043b80_0;
    %load/vec4 v0xaaaae5044720_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_25.0, 8;
    %load/vec4 v0xaaaae5042280_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5042460_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0xaaaae5042840_0, 0, 64;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xaaaae5041df0;
T_26 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5044430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5044720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5043b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5042ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5042760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5042550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5042380_0, 0;
    %load/vec4 v0xaaaae5042840_0;
    %assign/vec4 v0xaaaae5042920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5043e00_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaae5044370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xaaaae5044640_0;
    %assign/vec4 v0xaaaae5044720_0, 0;
    %load/vec4 v0xaaaae5043aa0_0;
    %assign/vec4 v0xaaaae5043b80_0, 0;
    %load/vec4 v0xaaaae5042a00_0;
    %assign/vec4 v0xaaaae5042ae0_0, 0;
    %load/vec4 v0xaaaae5042630_0;
    %assign/vec4 v0xaaaae5042760_0, 0;
    %load/vec4 v0xaaaae5042460_0;
    %assign/vec4 v0xaaaae5042550_0, 0;
    %load/vec4 v0xaaaae5042280_0;
    %assign/vec4 v0xaaaae5042380_0, 0;
    %load/vec4 v0xaaaae5042840_0;
    %assign/vec4 v0xaaaae5042920_0, 0;
    %load/vec4 v0xaaaae5043e00_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %load/vec4 v0xaaaae5043e00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5043e00_0, 0;
T_26.4 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaae5044900;
T_27 ;
    %wait E_0xaaaae5044c60;
    %load/vec4 v0xaaaae5046ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5046d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5046450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50466f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xaaaae5046450_0;
    %load/vec4 v0xaaaae5046160_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae50463b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0xaaaae5046450_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5046450_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5046450_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae50466f0_0, 0;
    %load/vec4 v0xaaaae50466f0_0;
    %load/vec4 v0xaaaae5046d20_0;
    %add;
    %assign/vec4 v0xaaaae5046d20_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaaaae5044900;
T_28 ;
Ewait_9 .event/or E_0xaaaae5044cc0, E_0x0;
    %wait Ewait_9;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae5046530_0, 0, 32;
    %load/vec4 v0xaaaae5046f80_0;
    %load/vec4 v0xaaaae5046d20_0;
    %div;
    %store/vec4 v0xaaaae5047070_0, 0, 32;
    %load/vec4 v0xaaaae5046610_0;
    %load/vec4 v0xaaaae5047130_0;
    %add;
    %store/vec4 v0xaaaae50454c0_0, 0, 32;
    %load/vec4 v0xaaaae5047130_0;
    %load/vec4 v0xaaaae5046610_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae50450f0_0, 0, 32;
    %load/vec4 v0xaaaae50455a0_0;
    %load/vec4 v0xaaaae5045220_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5044f20_0, 0, 32;
    %load/vec4 v0xaaaae50462c0_0;
    %load/vec4 v0xaaaae5046d20_0;
    %mul;
    %store/vec4 v0xaaaae5044d40_0, 0, 32;
    %load/vec4 v0xaaaae5046610_0;
    %load/vec4 v0xaaaae5047130_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0xaaaae5044d40_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5044f20_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0xaaaae5045300_0, 0, 64;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaaae5044900;
T_29 ;
    %wait E_0xaaaae5044c60;
    %load/vec4 v0xaaaae5046ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5047130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5046610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50455a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5045220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5045010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5044e40_0, 0;
    %load/vec4 v0xaaaae5045300_0;
    %assign/vec4 v0xaaaae50453e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5046890_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaaae5046e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0xaaaae5047070_0;
    %assign/vec4 v0xaaaae5047130_0, 0;
    %load/vec4 v0xaaaae5046530_0;
    %assign/vec4 v0xaaaae5046610_0, 0;
    %load/vec4 v0xaaaae50454c0_0;
    %assign/vec4 v0xaaaae50455a0_0, 0;
    %load/vec4 v0xaaaae50450f0_0;
    %assign/vec4 v0xaaaae5045220_0, 0;
    %load/vec4 v0xaaaae5044f20_0;
    %assign/vec4 v0xaaaae5045010_0, 0;
    %load/vec4 v0xaaaae5044d40_0;
    %assign/vec4 v0xaaaae5044e40_0, 0;
    %load/vec4 v0xaaaae5045300_0;
    %assign/vec4 v0xaaaae50453e0_0, 0;
    %load/vec4 v0xaaaae5046890_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0xaaaae5046890_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5046890_0, 0;
T_29.4 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaaae50419b0;
T_30 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae50492a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5048460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5048850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5048d10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaaae5048850_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_30.2, 5;
    %load/vec4 v0xaaaae5048850_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5048850_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5048850_0;
    %load/vec4 v0xaaaae5048300_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5048d10_0, 0;
    %load/vec4 v0xaaaae5048d10_0;
    %load/vec4 v0xaaaae5048460_0;
    %add;
    %assign/vec4 v0xaaaae5048460_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaaae50419b0;
T_31 ;
Ewait_10 .event/or E_0xaaaae5041d90, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0xaaaae5048300_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5048300_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0xaaaae5048930_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5048300_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae5049750_0, 0, 32;
    %load/vec4 v0xaaaae5048c00_0;
    %load/vec4 v0xaaaae5048460_0;
    %div;
    %store/vec4 v0xaaaae5049830_0, 0, 32;
    %load/vec4 v0xaaaae5049750_0;
    %load/vec4 v0xaaaae5049830_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0xaaaae5049750_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v0xaaaae5049830_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v0xaaaae5049640_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xaaaae50419b0;
T_32 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae50492a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5048a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5049910_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaaae5048930_0;
    %assign/vec4 v0xaaaae5048a10_0, 0;
    %load/vec4 v0xaaaae5049640_0;
    %assign/vec4 v0xaaaae5049910_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaaae50419b0;
T_33 ;
Ewait_11 .event/or E_0xaaaae5041d10, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0xaaaae5048a10_0;
    %load/vec4 v0xaaaae5049910_0;
    %add;
    %store/vec4 v0xaaaae50476c0_0, 0, 32;
    %load/vec4 v0xaaaae5049910_0;
    %load/vec4 v0xaaaae5048a10_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae50474f0_0, 0, 32;
    %load/vec4 v0xaaaae50477a0_0;
    %load/vec4 v0xaaaae50475e0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5047310_0, 0, 32;
    %load/vec4 v0xaaaae5048460_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5047410_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae5049340_0, 0, 64;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaaae50419b0;
T_34 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae50492a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50477a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50475e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5047410_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5049340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50493e0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaae5048570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xaaaae50476c0_0;
    %assign/vec4 v0xaaaae50477a0_0, 0;
    %load/vec4 v0xaaaae50474f0_0;
    %assign/vec4 v0xaaaae50475e0_0, 0;
    %load/vec4 v0xaaaae5047310_0;
    %assign/vec4 v0xaaaae5047410_0, 0;
    %load/vec4 v0xaaaae5049340_0;
    %assign/vec4 v0xaaaae50494a0_0, 0;
    %load/vec4 v0xaaaae50493e0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_34.4, 5;
    %load/vec4 v0xaaaae50493e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50493e0_0, 0;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaae504a210;
T_35 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae504c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504c680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504bdb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504c050_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaaae504bdb0_0;
    %load/vec4 v0xaaaae504ba90_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae504bcf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0xaaaae504bdb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae504bdb0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae504bdb0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae504c050_0, 0;
    %load/vec4 v0xaaaae504c050_0;
    %load/vec4 v0xaaaae504c680_0;
    %add;
    %assign/vec4 v0xaaaae504c680_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaaae504a210;
T_36 ;
Ewait_12 .event/or E_0xaaaae504a5d0, E_0x0;
    %wait Ewait_12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae504be90_0, 0, 32;
    %load/vec4 v0xaaaae504c8c0_0;
    %load/vec4 v0xaaaae504c680_0;
    %div;
    %store/vec4 v0xaaaae504c9a0_0, 0, 32;
    %load/vec4 v0xaaaae504bf70_0;
    %load/vec4 v0xaaaae504ca80_0;
    %add;
    %store/vec4 v0xaaaae504adf0_0, 0, 32;
    %load/vec4 v0xaaaae504ca80_0;
    %load/vec4 v0xaaaae504bf70_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae504aa20_0, 0, 32;
    %load/vec4 v0xaaaae504aed0_0;
    %load/vec4 v0xaaaae504ab50_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae504a850_0, 0, 32;
    %load/vec4 v0xaaaae504bc10_0;
    %load/vec4 v0xaaaae504c680_0;
    %mul;
    %store/vec4 v0xaaaae504a670_0, 0, 32;
    %load/vec4 v0xaaaae504bf70_0;
    %load/vec4 v0xaaaae504ca80_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_36.0, 8;
    %load/vec4 v0xaaaae504a670_0;
    %pad/u 64;
    %load/vec4 v0xaaaae504a850_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0xaaaae504ac30_0, 0, 64;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xaaaae504a210;
T_37 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae504c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504ca80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504bf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504aed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504a940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504a770_0, 0;
    %load/vec4 v0xaaaae504ac30_0;
    %assign/vec4 v0xaaaae504ad10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504c1f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xaaaae504c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0xaaaae504c9a0_0;
    %assign/vec4 v0xaaaae504ca80_0, 0;
    %load/vec4 v0xaaaae504be90_0;
    %assign/vec4 v0xaaaae504bf70_0, 0;
    %load/vec4 v0xaaaae504adf0_0;
    %assign/vec4 v0xaaaae504aed0_0, 0;
    %load/vec4 v0xaaaae504aa20_0;
    %assign/vec4 v0xaaaae504ab50_0, 0;
    %load/vec4 v0xaaaae504a850_0;
    %assign/vec4 v0xaaaae504a940_0, 0;
    %load/vec4 v0xaaaae504a670_0;
    %assign/vec4 v0xaaaae504a770_0, 0;
    %load/vec4 v0xaaaae504ac30_0;
    %assign/vec4 v0xaaaae504ad10_0, 0;
    %load/vec4 v0xaaaae504c1f0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_37.4, 5;
    %load/vec4 v0xaaaae504c1f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae504c1f0_0, 0;
T_37.4 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xaaaae504cc60;
T_38 ;
    %wait E_0xaaaae504cfd0;
    %load/vec4 v0xaaaae504f230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504f090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504e7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504ea60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaaaae504e7c0_0;
    %load/vec4 v0xaaaae504e4d0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae504e720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0xaaaae504e7c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae504e7c0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae504e7c0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae504ea60_0, 0;
    %load/vec4 v0xaaaae504ea60_0;
    %load/vec4 v0xaaaae504f090_0;
    %add;
    %assign/vec4 v0xaaaae504f090_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaaae504cc60;
T_39 ;
Ewait_13 .event/or E_0xaaaae504d030, E_0x0;
    %wait Ewait_13;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae504e8a0_0, 0, 32;
    %load/vec4 v0xaaaae504f2f0_0;
    %load/vec4 v0xaaaae504f090_0;
    %div;
    %store/vec4 v0xaaaae504f3e0_0, 0, 32;
    %load/vec4 v0xaaaae504e980_0;
    %load/vec4 v0xaaaae504f4a0_0;
    %add;
    %store/vec4 v0xaaaae504d830_0, 0, 32;
    %load/vec4 v0xaaaae504f4a0_0;
    %load/vec4 v0xaaaae504e980_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae504d460_0, 0, 32;
    %load/vec4 v0xaaaae504d910_0;
    %load/vec4 v0xaaaae504d590_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae504d290_0, 0, 32;
    %load/vec4 v0xaaaae504e630_0;
    %load/vec4 v0xaaaae504f090_0;
    %mul;
    %store/vec4 v0xaaaae504d0b0_0, 0, 32;
    %load/vec4 v0xaaaae504e980_0;
    %load/vec4 v0xaaaae504f4a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0xaaaae504d0b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae504d290_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0xaaaae504d670_0, 0, 64;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xaaaae504cc60;
T_40 ;
    %wait E_0xaaaae504cfd0;
    %load/vec4 v0xaaaae504f230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504f4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504e980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504d910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504d590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504d380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504d1b0_0, 0;
    %load/vec4 v0xaaaae504d670_0;
    %assign/vec4 v0xaaaae504d750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504ec00_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0xaaaae504f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0xaaaae504f3e0_0;
    %assign/vec4 v0xaaaae504f4a0_0, 0;
    %load/vec4 v0xaaaae504e8a0_0;
    %assign/vec4 v0xaaaae504e980_0, 0;
    %load/vec4 v0xaaaae504d830_0;
    %assign/vec4 v0xaaaae504d910_0, 0;
    %load/vec4 v0xaaaae504d460_0;
    %assign/vec4 v0xaaaae504d590_0, 0;
    %load/vec4 v0xaaaae504d290_0;
    %assign/vec4 v0xaaaae504d380_0, 0;
    %load/vec4 v0xaaaae504d0b0_0;
    %assign/vec4 v0xaaaae504d1b0_0, 0;
    %load/vec4 v0xaaaae504d670_0;
    %assign/vec4 v0xaaaae504d750_0, 0;
    %load/vec4 v0xaaaae504ec00_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_40.4, 5;
    %load/vec4 v0xaaaae504ec00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae504ec00_0, 0;
T_40.4 ;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaaae5049dd0;
T_41 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae50515d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50507d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5050bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5050fe0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xaaaae5050bc0_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_41.2, 5;
    %load/vec4 v0xaaaae5050bc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5050bc0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5050bc0_0;
    %load/vec4 v0xaaaae5050670_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5050fe0_0, 0;
    %load/vec4 v0xaaaae5050fe0_0;
    %load/vec4 v0xaaaae50507d0_0;
    %add;
    %assign/vec4 v0xaaaae50507d0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaae5049dd0;
T_42 ;
Ewait_14 .event/or E_0xaaaae504a1b0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0xaaaae5050670_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5050670_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0xaaaae5050ca0_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5050670_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae5051a80_0, 0, 32;
    %load/vec4 v0xaaaae5050f20_0;
    %load/vec4 v0xaaaae50507d0_0;
    %div;
    %store/vec4 v0xaaaae5051b60_0, 0, 32;
    %load/vec4 v0xaaaae5051a80_0;
    %load/vec4 v0xaaaae5051b60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.2, 8;
    %load/vec4 v0xaaaae5051a80_0;
    %jmp/1 T_42.3, 8;
T_42.2 ; End of true expr.
    %load/vec4 v0xaaaae5051b60_0;
    %jmp/0 T_42.3, 8;
 ; End of false expr.
    %blend;
T_42.3;
    %store/vec4 v0xaaaae5051970_0, 0, 32;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0xaaaae5049dd0;
T_43 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae50515d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5050d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5051c40_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0xaaaae5050ca0_0;
    %assign/vec4 v0xaaaae5050d80_0, 0;
    %load/vec4 v0xaaaae5051970_0;
    %assign/vec4 v0xaaaae5051c40_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xaaaae5049dd0;
T_44 ;
Ewait_15 .event/or E_0xaaaae504a130, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0xaaaae5050d80_0;
    %load/vec4 v0xaaaae5051c40_0;
    %add;
    %store/vec4 v0xaaaae504fa30_0, 0, 32;
    %load/vec4 v0xaaaae5051c40_0;
    %load/vec4 v0xaaaae5050d80_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae504f860_0, 0, 32;
    %load/vec4 v0xaaaae504fb10_0;
    %load/vec4 v0xaaaae504f950_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae504f680_0, 0, 32;
    %load/vec4 v0xaaaae50507d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae504f780_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae5051670_0, 0, 64;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xaaaae5049dd0;
T_45 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae50515d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504fb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504f950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae504f780_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5051670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5051710_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xaaaae50508e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0xaaaae504fa30_0;
    %assign/vec4 v0xaaaae504fb10_0, 0;
    %load/vec4 v0xaaaae504f860_0;
    %assign/vec4 v0xaaaae504f950_0, 0;
    %load/vec4 v0xaaaae504f680_0;
    %assign/vec4 v0xaaaae504f780_0, 0;
    %load/vec4 v0xaaaae5051670_0;
    %assign/vec4 v0xaaaae50517d0_0, 0;
    %load/vec4 v0xaaaae5051710_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_45.4, 5;
    %load/vec4 v0xaaaae5051710_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5051710_0, 0;
T_45.4 ;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaaae5052590;
T_46 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5054c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5054ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5054210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50544b0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xaaaae5054210_0;
    %load/vec4 v0xaaaae5053de0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5054150_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0xaaaae5054210_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5054210_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5054210_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae50544b0_0, 0;
    %load/vec4 v0xaaaae50544b0_0;
    %load/vec4 v0xaaaae5054ae0_0;
    %add;
    %assign/vec4 v0xaaaae5054ae0_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xaaaae5052590;
T_47 ;
Ewait_16 .event/or E_0xaaaae5052950, E_0x0;
    %wait Ewait_16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae50542f0_0, 0, 32;
    %load/vec4 v0xaaaae5054d20_0;
    %load/vec4 v0xaaaae5054ae0_0;
    %div;
    %store/vec4 v0xaaaae5054e00_0, 0, 32;
    %load/vec4 v0xaaaae50543d0_0;
    %load/vec4 v0xaaaae5054ee0_0;
    %add;
    %store/vec4 v0xaaaae5053140_0, 0, 32;
    %load/vec4 v0xaaaae5054ee0_0;
    %load/vec4 v0xaaaae50543d0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5052d70_0, 0, 32;
    %load/vec4 v0xaaaae5053220_0;
    %load/vec4 v0xaaaae5052ea0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5052bd0_0, 0, 32;
    %load/vec4 v0xaaaae5054070_0;
    %load/vec4 v0xaaaae5054ae0_0;
    %mul;
    %store/vec4 v0xaaaae50529f0_0, 0, 32;
    %load/vec4 v0xaaaae50543d0_0;
    %load/vec4 v0xaaaae5054ee0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0xaaaae50529f0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5052bd0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0xaaaae5052f80_0, 0, 64;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xaaaae5052590;
T_48 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5054c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5054ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50543d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5053220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5052ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5052c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5052af0_0, 0;
    %load/vec4 v0xaaaae5052f80_0;
    %assign/vec4 v0xaaaae5053060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5054650_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0xaaaae5054bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0xaaaae5054e00_0;
    %assign/vec4 v0xaaaae5054ee0_0, 0;
    %load/vec4 v0xaaaae50542f0_0;
    %assign/vec4 v0xaaaae50543d0_0, 0;
    %load/vec4 v0xaaaae5053140_0;
    %assign/vec4 v0xaaaae5053220_0, 0;
    %load/vec4 v0xaaaae5052d70_0;
    %assign/vec4 v0xaaaae5052ea0_0, 0;
    %load/vec4 v0xaaaae5052bd0_0;
    %assign/vec4 v0xaaaae5052c90_0, 0;
    %load/vec4 v0xaaaae50529f0_0;
    %assign/vec4 v0xaaaae5052af0_0, 0;
    %load/vec4 v0xaaaae5052f80_0;
    %assign/vec4 v0xaaaae5053060_0, 0;
    %load/vec4 v0xaaaae5054650_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_48.4, 5;
    %load/vec4 v0xaaaae5054650_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5054650_0, 0;
T_48.4 ;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0xaaaae50550c0;
T_49 ;
    %wait E_0xaaaae5055430;
    %load/vec4 v0xaaaae50577a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5057600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5056d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5056fd0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xaaaae5056d30_0;
    %load/vec4 v0xaaaae5056a40_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5056c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0xaaaae5056d30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5056d30_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5056d30_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5056fd0_0, 0;
    %load/vec4 v0xaaaae5056fd0_0;
    %load/vec4 v0xaaaae5057600_0;
    %add;
    %assign/vec4 v0xaaaae5057600_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xaaaae50550c0;
T_50 ;
Ewait_17 .event/or E_0xaaaae5055490, E_0x0;
    %wait Ewait_17;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae5056e10_0, 0, 32;
    %load/vec4 v0xaaaae5057860_0;
    %load/vec4 v0xaaaae5057600_0;
    %div;
    %store/vec4 v0xaaaae5057950_0, 0, 32;
    %load/vec4 v0xaaaae5056ef0_0;
    %load/vec4 v0xaaaae5057a10_0;
    %add;
    %store/vec4 v0xaaaae5055c90_0, 0, 32;
    %load/vec4 v0xaaaae5057a10_0;
    %load/vec4 v0xaaaae5056ef0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae50558c0_0, 0, 32;
    %load/vec4 v0xaaaae5055d70_0;
    %load/vec4 v0xaaaae50559f0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae50556f0_0, 0, 32;
    %load/vec4 v0xaaaae5056ba0_0;
    %load/vec4 v0xaaaae5057600_0;
    %mul;
    %store/vec4 v0xaaaae5055510_0, 0, 32;
    %load/vec4 v0xaaaae5056ef0_0;
    %load/vec4 v0xaaaae5057a10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0xaaaae5055510_0;
    %pad/u 64;
    %load/vec4 v0xaaaae50556f0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0xaaaae5055ad0_0, 0, 64;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xaaaae50550c0;
T_51 ;
    %wait E_0xaaaae5055430;
    %load/vec4 v0xaaaae50577a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5057a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5056ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5055d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50559f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50557e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5055610_0, 0;
    %load/vec4 v0xaaaae5055ad0_0;
    %assign/vec4 v0xaaaae5055bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5057170_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaaae50576e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0xaaaae5057950_0;
    %assign/vec4 v0xaaaae5057a10_0, 0;
    %load/vec4 v0xaaaae5056e10_0;
    %assign/vec4 v0xaaaae5056ef0_0, 0;
    %load/vec4 v0xaaaae5055c90_0;
    %assign/vec4 v0xaaaae5055d70_0, 0;
    %load/vec4 v0xaaaae50558c0_0;
    %assign/vec4 v0xaaaae50559f0_0, 0;
    %load/vec4 v0xaaaae50556f0_0;
    %assign/vec4 v0xaaaae50557e0_0, 0;
    %load/vec4 v0xaaaae5055510_0;
    %assign/vec4 v0xaaaae5055610_0, 0;
    %load/vec4 v0xaaaae5055ad0_0;
    %assign/vec4 v0xaaaae5055bb0_0, 0;
    %load/vec4 v0xaaaae5057170_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_51.4, 5;
    %load/vec4 v0xaaaae5057170_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5057170_0, 0;
T_51.4 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaaae5052150;
T_52 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5059b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5058d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5059130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5059550_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xaaaae5059130_0;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_52.2, 5;
    %load/vec4 v0xaaaae5059130_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5059130_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5059130_0;
    %load/vec4 v0xaaaae5058be0_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5059550_0, 0;
    %load/vec4 v0xaaaae5059550_0;
    %load/vec4 v0xaaaae5058d40_0;
    %add;
    %assign/vec4 v0xaaaae5058d40_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xaaaae5052150;
T_53 ;
Ewait_18 .event/or E_0xaaaae5052530, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0xaaaae5058be0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5058be0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0xaaaae5059210_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5058be0_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae5059fa0_0, 0, 32;
    %load/vec4 v0xaaaae5059490_0;
    %load/vec4 v0xaaaae5058d40_0;
    %div;
    %store/vec4 v0xaaaae505a080_0, 0, 32;
    %load/vec4 v0xaaaae5059fa0_0;
    %load/vec4 v0xaaaae505a080_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0xaaaae5059fa0_0;
    %jmp/1 T_53.3, 8;
T_53.2 ; End of true expr.
    %load/vec4 v0xaaaae505a080_0;
    %jmp/0 T_53.3, 8;
 ; End of false expr.
    %blend;
T_53.3;
    %store/vec4 v0xaaaae5059ee0_0, 0, 32;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xaaaae5052150;
T_54 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5059b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50592f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505a160_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xaaaae5059210_0;
    %assign/vec4 v0xaaaae50592f0_0, 0;
    %load/vec4 v0xaaaae5059ee0_0;
    %assign/vec4 v0xaaaae505a160_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xaaaae5052150;
T_55 ;
Ewait_19 .event/or E_0xaaaae50524b0, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0xaaaae50592f0_0;
    %load/vec4 v0xaaaae505a160_0;
    %add;
    %store/vec4 v0xaaaae5057fa0_0, 0, 32;
    %load/vec4 v0xaaaae505a160_0;
    %load/vec4 v0xaaaae50592f0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5057dd0_0, 0, 32;
    %load/vec4 v0xaaaae5058080_0;
    %load/vec4 v0xaaaae5057ec0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5057bf0_0, 0, 32;
    %load/vec4 v0xaaaae5058d40_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5057cf0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae5059be0_0, 0, 64;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0xaaaae5052150;
T_56 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5059b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5058080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5057ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5057cf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5059be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5059c80_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0xaaaae5058e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0xaaaae5057fa0_0;
    %assign/vec4 v0xaaaae5058080_0, 0;
    %load/vec4 v0xaaaae5057dd0_0;
    %assign/vec4 v0xaaaae5057ec0_0, 0;
    %load/vec4 v0xaaaae5057bf0_0;
    %assign/vec4 v0xaaaae5057cf0_0, 0;
    %load/vec4 v0xaaaae5059be0_0;
    %assign/vec4 v0xaaaae5059d40_0, 0;
    %load/vec4 v0xaaaae5059c80_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_56.4, 5;
    %load/vec4 v0xaaaae5059c80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5059c80_0, 0;
T_56.4 ;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xaaaae505aa10;
T_57 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae505d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505ce80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505c5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505c850_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0xaaaae505c5b0_0;
    %load/vec4 v0xaaaae505c290_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae505c4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0xaaaae505c5b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae505c5b0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae505c5b0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae505c850_0, 0;
    %load/vec4 v0xaaaae505c850_0;
    %load/vec4 v0xaaaae505ce80_0;
    %add;
    %assign/vec4 v0xaaaae505ce80_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xaaaae505aa10;
T_58 ;
Ewait_20 .event/or E_0xaaaae505add0, E_0x0;
    %wait Ewait_20;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae505c690_0, 0, 32;
    %load/vec4 v0xaaaae505d0c0_0;
    %load/vec4 v0xaaaae505ce80_0;
    %div;
    %store/vec4 v0xaaaae505d1a0_0, 0, 32;
    %load/vec4 v0xaaaae505c770_0;
    %load/vec4 v0xaaaae505d280_0;
    %add;
    %store/vec4 v0xaaaae505b5f0_0, 0, 32;
    %load/vec4 v0xaaaae505d280_0;
    %load/vec4 v0xaaaae505c770_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae505b220_0, 0, 32;
    %load/vec4 v0xaaaae505b6d0_0;
    %load/vec4 v0xaaaae505b350_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae505b050_0, 0, 32;
    %load/vec4 v0xaaaae505c410_0;
    %load/vec4 v0xaaaae505ce80_0;
    %mul;
    %store/vec4 v0xaaaae505ae70_0, 0, 32;
    %load/vec4 v0xaaaae505c770_0;
    %load/vec4 v0xaaaae505d280_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_58.0, 8;
    %load/vec4 v0xaaaae505ae70_0;
    %pad/u 64;
    %load/vec4 v0xaaaae505b050_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0xaaaae505b430_0, 0, 64;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xaaaae505aa10;
T_59 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae505d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505d280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505c770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505b6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505b350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505b140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505af70_0, 0;
    %load/vec4 v0xaaaae505b430_0;
    %assign/vec4 v0xaaaae505b510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505c9f0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xaaaae505cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0xaaaae505d1a0_0;
    %assign/vec4 v0xaaaae505d280_0, 0;
    %load/vec4 v0xaaaae505c690_0;
    %assign/vec4 v0xaaaae505c770_0, 0;
    %load/vec4 v0xaaaae505b5f0_0;
    %assign/vec4 v0xaaaae505b6d0_0, 0;
    %load/vec4 v0xaaaae505b220_0;
    %assign/vec4 v0xaaaae505b350_0, 0;
    %load/vec4 v0xaaaae505b050_0;
    %assign/vec4 v0xaaaae505b140_0, 0;
    %load/vec4 v0xaaaae505ae70_0;
    %assign/vec4 v0xaaaae505af70_0, 0;
    %load/vec4 v0xaaaae505b430_0;
    %assign/vec4 v0xaaaae505b510_0, 0;
    %load/vec4 v0xaaaae505c9f0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_59.4, 5;
    %load/vec4 v0xaaaae505c9f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae505c9f0_0, 0;
T_59.4 ;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaaaae505d460;
T_60 ;
    %wait E_0xaaaae505d7d0;
    %load/vec4 v0xaaaae505fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505f890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505efc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505f260_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0xaaaae505efc0_0;
    %load/vec4 v0xaaaae505ecd0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae505ef20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0xaaaae505efc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae505efc0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae505efc0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae505f260_0, 0;
    %load/vec4 v0xaaaae505f260_0;
    %load/vec4 v0xaaaae505f890_0;
    %add;
    %assign/vec4 v0xaaaae505f890_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xaaaae505d460;
T_61 ;
Ewait_21 .event/or E_0xaaaae505d830, E_0x0;
    %wait Ewait_21;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae505f0a0_0, 0, 32;
    %load/vec4 v0xaaaae505faf0_0;
    %load/vec4 v0xaaaae505f890_0;
    %div;
    %store/vec4 v0xaaaae505fbe0_0, 0, 32;
    %load/vec4 v0xaaaae505f180_0;
    %load/vec4 v0xaaaae505fca0_0;
    %add;
    %store/vec4 v0xaaaae505e030_0, 0, 32;
    %load/vec4 v0xaaaae505fca0_0;
    %load/vec4 v0xaaaae505f180_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae505dc60_0, 0, 32;
    %load/vec4 v0xaaaae505e110_0;
    %load/vec4 v0xaaaae505dd90_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae505da90_0, 0, 32;
    %load/vec4 v0xaaaae505ee30_0;
    %load/vec4 v0xaaaae505f890_0;
    %mul;
    %store/vec4 v0xaaaae505d8b0_0, 0, 32;
    %load/vec4 v0xaaaae505f180_0;
    %load/vec4 v0xaaaae505fca0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_61.0, 8;
    %load/vec4 v0xaaaae505d8b0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae505da90_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0xaaaae505de70_0, 0, 64;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0xaaaae505d460;
T_62 ;
    %wait E_0xaaaae505d7d0;
    %load/vec4 v0xaaaae505fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505fca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505f180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505e110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505dd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505db80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505d9b0_0, 0;
    %load/vec4 v0xaaaae505de70_0;
    %assign/vec4 v0xaaaae505df50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505f400_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xaaaae505f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0xaaaae505fbe0_0;
    %assign/vec4 v0xaaaae505fca0_0, 0;
    %load/vec4 v0xaaaae505f0a0_0;
    %assign/vec4 v0xaaaae505f180_0, 0;
    %load/vec4 v0xaaaae505e030_0;
    %assign/vec4 v0xaaaae505e110_0, 0;
    %load/vec4 v0xaaaae505dc60_0;
    %assign/vec4 v0xaaaae505dd90_0, 0;
    %load/vec4 v0xaaaae505da90_0;
    %assign/vec4 v0xaaaae505db80_0, 0;
    %load/vec4 v0xaaaae505d8b0_0;
    %assign/vec4 v0xaaaae505d9b0_0, 0;
    %load/vec4 v0xaaaae505de70_0;
    %assign/vec4 v0xaaaae505df50_0, 0;
    %load/vec4 v0xaaaae505f400_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_62.4, 5;
    %load/vec4 v0xaaaae505f400_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae505f400_0, 0;
T_62.4 ;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xaaaae505a5d0;
T_63 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5061dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5060fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50613c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50617e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0xaaaae50613c0_0;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_63.2, 5;
    %load/vec4 v0xaaaae50613c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50613c0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50613c0_0;
    %load/vec4 v0xaaaae5060e70_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae50617e0_0, 0;
    %load/vec4 v0xaaaae50617e0_0;
    %load/vec4 v0xaaaae5060fd0_0;
    %add;
    %assign/vec4 v0xaaaae5060fd0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xaaaae505a5d0;
T_64 ;
Ewait_22 .event/or E_0xaaaae505a9b0, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0xaaaae5060e70_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5060e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0xaaaae50614a0_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5060e70_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae5062280_0, 0, 32;
    %load/vec4 v0xaaaae5061720_0;
    %load/vec4 v0xaaaae5060fd0_0;
    %div;
    %store/vec4 v0xaaaae5062360_0, 0, 32;
    %load/vec4 v0xaaaae5062280_0;
    %load/vec4 v0xaaaae5062360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_64.2, 8;
    %load/vec4 v0xaaaae5062280_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %load/vec4 v0xaaaae5062360_0;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %store/vec4 v0xaaaae5062170_0, 0, 32;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0xaaaae505a5d0;
T_65 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5061dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5061580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5062440_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0xaaaae50614a0_0;
    %assign/vec4 v0xaaaae5061580_0, 0;
    %load/vec4 v0xaaaae5062170_0;
    %assign/vec4 v0xaaaae5062440_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0xaaaae505a5d0;
T_66 ;
Ewait_23 .event/or E_0xaaaae505a930, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0xaaaae5061580_0;
    %load/vec4 v0xaaaae5062440_0;
    %add;
    %store/vec4 v0xaaaae5060230_0, 0, 32;
    %load/vec4 v0xaaaae5062440_0;
    %load/vec4 v0xaaaae5061580_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5060060_0, 0, 32;
    %load/vec4 v0xaaaae5060310_0;
    %load/vec4 v0xaaaae5060150_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae505fe80_0, 0, 32;
    %load/vec4 v0xaaaae5060fd0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae505ff80_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae5061e70_0, 0, 64;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xaaaae505a5d0;
T_67 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5061dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5060310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5060150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae505ff80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae5061e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5061f10_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xaaaae50610e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0xaaaae5060230_0;
    %assign/vec4 v0xaaaae5060310_0, 0;
    %load/vec4 v0xaaaae5060060_0;
    %assign/vec4 v0xaaaae5060150_0, 0;
    %load/vec4 v0xaaaae505fe80_0;
    %assign/vec4 v0xaaaae505ff80_0, 0;
    %load/vec4 v0xaaaae5061e70_0;
    %assign/vec4 v0xaaaae5061fd0_0, 0;
    %load/vec4 v0xaaaae5061f10_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_67.4, 5;
    %load/vec4 v0xaaaae5061f10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5061f10_0, 0;
T_67.4 ;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xaaaae5062d40;
T_68 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5065350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50651b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50648e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5064b80_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0xaaaae50648e0_0;
    %load/vec4 v0xaaaae50645c0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5064820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0xaaaae50648e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50648e0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50648e0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5064b80_0, 0;
    %load/vec4 v0xaaaae5064b80_0;
    %load/vec4 v0xaaaae50651b0_0;
    %add;
    %assign/vec4 v0xaaaae50651b0_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0xaaaae5062d40;
T_69 ;
Ewait_24 .event/or E_0xaaaae5063100, E_0x0;
    %wait Ewait_24;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae50649c0_0, 0, 32;
    %load/vec4 v0xaaaae50653f0_0;
    %load/vec4 v0xaaaae50651b0_0;
    %div;
    %store/vec4 v0xaaaae50654d0_0, 0, 32;
    %load/vec4 v0xaaaae5064aa0_0;
    %load/vec4 v0xaaaae50655b0_0;
    %add;
    %store/vec4 v0xaaaae5063920_0, 0, 32;
    %load/vec4 v0xaaaae50655b0_0;
    %load/vec4 v0xaaaae5064aa0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5063550_0, 0, 32;
    %load/vec4 v0xaaaae5063a00_0;
    %load/vec4 v0xaaaae5063680_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5063380_0, 0, 32;
    %load/vec4 v0xaaaae5064740_0;
    %load/vec4 v0xaaaae50651b0_0;
    %mul;
    %store/vec4 v0xaaaae50631a0_0, 0, 32;
    %load/vec4 v0xaaaae5064aa0_0;
    %load/vec4 v0xaaaae50655b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_69.0, 8;
    %load/vec4 v0xaaaae50631a0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5063380_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0xaaaae5063760_0, 0, 64;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0xaaaae5062d40;
T_70 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5065350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50655b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5064aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5063a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5063680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5063470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50632a0_0, 0;
    %load/vec4 v0xaaaae5063760_0;
    %assign/vec4 v0xaaaae5063840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5064d20_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0xaaaae5065290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0xaaaae50654d0_0;
    %assign/vec4 v0xaaaae50655b0_0, 0;
    %load/vec4 v0xaaaae50649c0_0;
    %assign/vec4 v0xaaaae5064aa0_0, 0;
    %load/vec4 v0xaaaae5063920_0;
    %assign/vec4 v0xaaaae5063a00_0, 0;
    %load/vec4 v0xaaaae5063550_0;
    %assign/vec4 v0xaaaae5063680_0, 0;
    %load/vec4 v0xaaaae5063380_0;
    %assign/vec4 v0xaaaae5063470_0, 0;
    %load/vec4 v0xaaaae50631a0_0;
    %assign/vec4 v0xaaaae50632a0_0, 0;
    %load/vec4 v0xaaaae5063760_0;
    %assign/vec4 v0xaaaae5063840_0, 0;
    %load/vec4 v0xaaaae5064d20_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_70.4, 5;
    %load/vec4 v0xaaaae5064d20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5064d20_0, 0;
T_70.4 ;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0xaaaae5065790;
T_71 ;
    %wait E_0xaaaae5065b00;
    %load/vec4 v0xaaaae5067d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5067bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50672f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5067590_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xaaaae50672f0_0;
    %load/vec4 v0xaaaae5067000_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5067250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0xaaaae50672f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50672f0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50672f0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5067590_0, 0;
    %load/vec4 v0xaaaae5067590_0;
    %load/vec4 v0xaaaae5067bc0_0;
    %add;
    %assign/vec4 v0xaaaae5067bc0_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0xaaaae5065790;
T_72 ;
Ewait_25 .event/or E_0xaaaae5065b60, E_0x0;
    %wait Ewait_25;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae50673d0_0, 0, 32;
    %load/vec4 v0xaaaae5067e20_0;
    %load/vec4 v0xaaaae5067bc0_0;
    %div;
    %store/vec4 v0xaaaae5067f10_0, 0, 32;
    %load/vec4 v0xaaaae50674b0_0;
    %load/vec4 v0xaaaae5067fd0_0;
    %add;
    %store/vec4 v0xaaaae5066360_0, 0, 32;
    %load/vec4 v0xaaaae5067fd0_0;
    %load/vec4 v0xaaaae50674b0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5065f90_0, 0, 32;
    %load/vec4 v0xaaaae5066440_0;
    %load/vec4 v0xaaaae50660c0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5065dc0_0, 0, 32;
    %load/vec4 v0xaaaae5067160_0;
    %load/vec4 v0xaaaae5067bc0_0;
    %mul;
    %store/vec4 v0xaaaae5065be0_0, 0, 32;
    %load/vec4 v0xaaaae50674b0_0;
    %load/vec4 v0xaaaae5067fd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_72.0, 8;
    %load/vec4 v0xaaaae5065be0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5065dc0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0xaaaae50661a0_0, 0, 64;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0xaaaae5065790;
T_73 ;
    %wait E_0xaaaae5065b00;
    %load/vec4 v0xaaaae5067d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5067fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50674b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5066440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50660c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5065eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5065ce0_0, 0;
    %load/vec4 v0xaaaae50661a0_0;
    %assign/vec4 v0xaaaae5066280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5067730_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0xaaaae5067ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0xaaaae5067f10_0;
    %assign/vec4 v0xaaaae5067fd0_0, 0;
    %load/vec4 v0xaaaae50673d0_0;
    %assign/vec4 v0xaaaae50674b0_0, 0;
    %load/vec4 v0xaaaae5066360_0;
    %assign/vec4 v0xaaaae5066440_0, 0;
    %load/vec4 v0xaaaae5065f90_0;
    %assign/vec4 v0xaaaae50660c0_0, 0;
    %load/vec4 v0xaaaae5065dc0_0;
    %assign/vec4 v0xaaaae5065eb0_0, 0;
    %load/vec4 v0xaaaae5065be0_0;
    %assign/vec4 v0xaaaae5065ce0_0, 0;
    %load/vec4 v0xaaaae50661a0_0;
    %assign/vec4 v0xaaaae5066280_0, 0;
    %load/vec4 v0xaaaae5067730_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_73.4, 5;
    %load/vec4 v0xaaaae5067730_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5067730_0, 0;
T_73.4 ;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0xaaaae5062900;
T_74 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae506a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5069300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50696f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5069b10_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xaaaae50696f0_0;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_74.2, 5;
    %load/vec4 v0xaaaae50696f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50696f0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50696f0_0;
    %load/vec4 v0xaaaae50691a0_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5069b10_0, 0;
    %load/vec4 v0xaaaae5069b10_0;
    %load/vec4 v0xaaaae5069300_0;
    %add;
    %assign/vec4 v0xaaaae5069300_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xaaaae5062900;
T_75 ;
Ewait_26 .event/or E_0xaaaae5062ce0, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0xaaaae50691a0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50691a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0xaaaae50697d0_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50691a0_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae506a5b0_0, 0, 32;
    %load/vec4 v0xaaaae5069a50_0;
    %load/vec4 v0xaaaae5069300_0;
    %div;
    %store/vec4 v0xaaaae506a690_0, 0, 32;
    %load/vec4 v0xaaaae506a5b0_0;
    %load/vec4 v0xaaaae506a690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_75.2, 8;
    %load/vec4 v0xaaaae506a5b0_0;
    %jmp/1 T_75.3, 8;
T_75.2 ; End of true expr.
    %load/vec4 v0xaaaae506a690_0;
    %jmp/0 T_75.3, 8;
 ; End of false expr.
    %blend;
T_75.3;
    %store/vec4 v0xaaaae506a4a0_0, 0, 32;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0xaaaae5062900;
T_76 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae506a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50698b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506a770_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0xaaaae50697d0_0;
    %assign/vec4 v0xaaaae50698b0_0, 0;
    %load/vec4 v0xaaaae506a4a0_0;
    %assign/vec4 v0xaaaae506a770_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0xaaaae5062900;
T_77 ;
Ewait_27 .event/or E_0xaaaae5062c60, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0xaaaae50698b0_0;
    %load/vec4 v0xaaaae506a770_0;
    %add;
    %store/vec4 v0xaaaae5068560_0, 0, 32;
    %load/vec4 v0xaaaae506a770_0;
    %load/vec4 v0xaaaae50698b0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5068390_0, 0, 32;
    %load/vec4 v0xaaaae5068640_0;
    %load/vec4 v0xaaaae5068480_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae50681b0_0, 0, 32;
    %load/vec4 v0xaaaae5069300_0;
    %pad/u 64;
    %load/vec4 v0xaaaae50682b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae506a1a0_0, 0, 64;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0xaaaae5062900;
T_78 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae506a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5068640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5068480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50682b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae506a1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506a240_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0xaaaae5069410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0xaaaae5068560_0;
    %assign/vec4 v0xaaaae5068640_0, 0;
    %load/vec4 v0xaaaae5068390_0;
    %assign/vec4 v0xaaaae5068480_0, 0;
    %load/vec4 v0xaaaae50681b0_0;
    %assign/vec4 v0xaaaae50682b0_0, 0;
    %load/vec4 v0xaaaae506a1a0_0;
    %assign/vec4 v0xaaaae506a300_0, 0;
    %load/vec4 v0xaaaae506a240_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_78.4, 5;
    %load/vec4 v0xaaaae506a240_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae506a240_0, 0;
T_78.4 ;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xaaaae506b070;
T_79 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae506d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506d4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506cc10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506ceb0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xaaaae506cc10_0;
    %load/vec4 v0xaaaae506c8f0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae506cb50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0xaaaae506cc10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae506cc10_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae506cc10_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae506ceb0_0, 0;
    %load/vec4 v0xaaaae506ceb0_0;
    %load/vec4 v0xaaaae506d4e0_0;
    %add;
    %assign/vec4 v0xaaaae506d4e0_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xaaaae506b070;
T_80 ;
Ewait_28 .event/or E_0xaaaae506b430, E_0x0;
    %wait Ewait_28;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae506ccf0_0, 0, 32;
    %load/vec4 v0xaaaae506d720_0;
    %load/vec4 v0xaaaae506d4e0_0;
    %div;
    %store/vec4 v0xaaaae506d800_0, 0, 32;
    %load/vec4 v0xaaaae506cdd0_0;
    %load/vec4 v0xaaaae506d8e0_0;
    %add;
    %store/vec4 v0xaaaae506bc50_0, 0, 32;
    %load/vec4 v0xaaaae506d8e0_0;
    %load/vec4 v0xaaaae506cdd0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae506b880_0, 0, 32;
    %load/vec4 v0xaaaae506bd30_0;
    %load/vec4 v0xaaaae506b9b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae506b6b0_0, 0, 32;
    %load/vec4 v0xaaaae506ca70_0;
    %load/vec4 v0xaaaae506d4e0_0;
    %mul;
    %store/vec4 v0xaaaae506b4d0_0, 0, 32;
    %load/vec4 v0xaaaae506cdd0_0;
    %load/vec4 v0xaaaae506d8e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_80.0, 8;
    %load/vec4 v0xaaaae506b4d0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae506b6b0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0xaaaae506ba90_0, 0, 64;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0xaaaae506b070;
T_81 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae506d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506cdd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506bd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506b9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506b7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506b5d0_0, 0;
    %load/vec4 v0xaaaae506ba90_0;
    %assign/vec4 v0xaaaae506bb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506d050_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xaaaae506d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0xaaaae506d800_0;
    %assign/vec4 v0xaaaae506d8e0_0, 0;
    %load/vec4 v0xaaaae506ccf0_0;
    %assign/vec4 v0xaaaae506cdd0_0, 0;
    %load/vec4 v0xaaaae506bc50_0;
    %assign/vec4 v0xaaaae506bd30_0, 0;
    %load/vec4 v0xaaaae506b880_0;
    %assign/vec4 v0xaaaae506b9b0_0, 0;
    %load/vec4 v0xaaaae506b6b0_0;
    %assign/vec4 v0xaaaae506b7a0_0, 0;
    %load/vec4 v0xaaaae506b4d0_0;
    %assign/vec4 v0xaaaae506b5d0_0, 0;
    %load/vec4 v0xaaaae506ba90_0;
    %assign/vec4 v0xaaaae506bb70_0, 0;
    %load/vec4 v0xaaaae506d050_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_81.4, 5;
    %load/vec4 v0xaaaae506d050_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae506d050_0, 0;
T_81.4 ;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xaaaae506dac0;
T_82 ;
    %wait E_0xaaaae506de30;
    %load/vec4 v0xaaaae5070090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506fef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506f620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506f8c0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xaaaae506f620_0;
    %load/vec4 v0xaaaae506f330_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae506f580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0xaaaae506f620_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae506f620_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae506f620_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae506f8c0_0, 0;
    %load/vec4 v0xaaaae506f8c0_0;
    %load/vec4 v0xaaaae506fef0_0;
    %add;
    %assign/vec4 v0xaaaae506fef0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xaaaae506dac0;
T_83 ;
Ewait_29 .event/or E_0xaaaae506de90, E_0x0;
    %wait Ewait_29;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae506f700_0, 0, 32;
    %load/vec4 v0xaaaae5070150_0;
    %load/vec4 v0xaaaae506fef0_0;
    %div;
    %store/vec4 v0xaaaae5070240_0, 0, 32;
    %load/vec4 v0xaaaae506f7e0_0;
    %load/vec4 v0xaaaae5070300_0;
    %add;
    %store/vec4 v0xaaaae506e690_0, 0, 32;
    %load/vec4 v0xaaaae5070300_0;
    %load/vec4 v0xaaaae506f7e0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae506e2c0_0, 0, 32;
    %load/vec4 v0xaaaae506e770_0;
    %load/vec4 v0xaaaae506e3f0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae506e0f0_0, 0, 32;
    %load/vec4 v0xaaaae506f490_0;
    %load/vec4 v0xaaaae506fef0_0;
    %mul;
    %store/vec4 v0xaaaae506df10_0, 0, 32;
    %load/vec4 v0xaaaae506f7e0_0;
    %load/vec4 v0xaaaae5070300_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_83.0, 8;
    %load/vec4 v0xaaaae506df10_0;
    %pad/u 64;
    %load/vec4 v0xaaaae506e0f0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0xaaaae506e4d0_0, 0, 64;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0xaaaae506dac0;
T_84 ;
    %wait E_0xaaaae506de30;
    %load/vec4 v0xaaaae5070090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5070300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506f7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506e770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506e3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506e1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506e010_0, 0;
    %load/vec4 v0xaaaae506e4d0_0;
    %assign/vec4 v0xaaaae506e5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae506fa60_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xaaaae506ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0xaaaae5070240_0;
    %assign/vec4 v0xaaaae5070300_0, 0;
    %load/vec4 v0xaaaae506f700_0;
    %assign/vec4 v0xaaaae506f7e0_0, 0;
    %load/vec4 v0xaaaae506e690_0;
    %assign/vec4 v0xaaaae506e770_0, 0;
    %load/vec4 v0xaaaae506e2c0_0;
    %assign/vec4 v0xaaaae506e3f0_0, 0;
    %load/vec4 v0xaaaae506e0f0_0;
    %assign/vec4 v0xaaaae506e1e0_0, 0;
    %load/vec4 v0xaaaae506df10_0;
    %assign/vec4 v0xaaaae506e010_0, 0;
    %load/vec4 v0xaaaae506e4d0_0;
    %assign/vec4 v0xaaaae506e5b0_0, 0;
    %load/vec4 v0xaaaae506fa60_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %load/vec4 v0xaaaae506fa60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae506fa60_0, 0;
T_84.4 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xaaaae506ac30;
T_85 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5072430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5071630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5071a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5071e40_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0xaaaae5071a20_0;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_85.2, 5;
    %load/vec4 v0xaaaae5071a20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5071a20_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5071a20_0;
    %load/vec4 v0xaaaae50714d0_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5071e40_0, 0;
    %load/vec4 v0xaaaae5071e40_0;
    %load/vec4 v0xaaaae5071630_0;
    %add;
    %assign/vec4 v0xaaaae5071630_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0xaaaae506ac30;
T_86 ;
Ewait_30 .event/or E_0xaaaae506b010, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0xaaaae50714d0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50714d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0xaaaae5071b00_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae50714d0_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae50728e0_0, 0, 32;
    %load/vec4 v0xaaaae5071d80_0;
    %load/vec4 v0xaaaae5071630_0;
    %div;
    %store/vec4 v0xaaaae50729c0_0, 0, 32;
    %load/vec4 v0xaaaae50728e0_0;
    %load/vec4 v0xaaaae50729c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0xaaaae50728e0_0;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0xaaaae50729c0_0;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %store/vec4 v0xaaaae50727d0_0, 0, 32;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0xaaaae506ac30;
T_87 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5072430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5071be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5072aa0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0xaaaae5071b00_0;
    %assign/vec4 v0xaaaae5071be0_0, 0;
    %load/vec4 v0xaaaae50727d0_0;
    %assign/vec4 v0xaaaae5072aa0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0xaaaae506ac30;
T_88 ;
Ewait_31 .event/or E_0xaaaae506af90, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0xaaaae5071be0_0;
    %load/vec4 v0xaaaae5072aa0_0;
    %add;
    %store/vec4 v0xaaaae5070890_0, 0, 32;
    %load/vec4 v0xaaaae5072aa0_0;
    %load/vec4 v0xaaaae5071be0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae50706c0_0, 0, 32;
    %load/vec4 v0xaaaae5070970_0;
    %load/vec4 v0xaaaae50707b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae50704e0_0, 0, 32;
    %load/vec4 v0xaaaae5071630_0;
    %pad/u 64;
    %load/vec4 v0xaaaae50705e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae50724d0_0, 0, 64;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0xaaaae506ac30;
T_89 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5072430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5070970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50707b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50705e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae50724d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5072570_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xaaaae5071740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0xaaaae5070890_0;
    %assign/vec4 v0xaaaae5070970_0, 0;
    %load/vec4 v0xaaaae50706c0_0;
    %assign/vec4 v0xaaaae50707b0_0, 0;
    %load/vec4 v0xaaaae50704e0_0;
    %assign/vec4 v0xaaaae50705e0_0, 0;
    %load/vec4 v0xaaaae50724d0_0;
    %assign/vec4 v0xaaaae5072630_0, 0;
    %load/vec4 v0xaaaae5072570_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_89.4, 5;
    %load/vec4 v0xaaaae5072570_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5072570_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xaaaae5073350;
T_90 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5075c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5075a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5075190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5075430_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0xaaaae5075190_0;
    %load/vec4 v0xaaaae5074c60_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae50750d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0xaaaae5075190_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5075190_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5075190_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5075430_0, 0;
    %load/vec4 v0xaaaae5075430_0;
    %load/vec4 v0xaaaae5075a60_0;
    %add;
    %assign/vec4 v0xaaaae5075a60_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0xaaaae5073350;
T_91 ;
Ewait_32 .event/or E_0xaaaae50737a0, E_0x0;
    %wait Ewait_32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaae5075270_0, 0, 32;
    %load/vec4 v0xaaaae5075eb0_0;
    %load/vec4 v0xaaaae5075a60_0;
    %div;
    %store/vec4 v0xaaaae5075f90_0, 0, 32;
    %load/vec4 v0xaaaae5075350_0;
    %load/vec4 v0xaaaae5076070_0;
    %add;
    %store/vec4 v0xaaaae5073fc0_0, 0, 32;
    %load/vec4 v0xaaaae5076070_0;
    %load/vec4 v0xaaaae5075350_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5073bf0_0, 0, 32;
    %load/vec4 v0xaaaae50740a0_0;
    %load/vec4 v0xaaaae5073d20_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5073a20_0, 0, 32;
    %load/vec4 v0xaaaae5074ff0_0;
    %load/vec4 v0xaaaae5075a60_0;
    %mul;
    %store/vec4 v0xaaaae5073840_0, 0, 32;
    %load/vec4 v0xaaaae5075350_0;
    %load/vec4 v0xaaaae5076070_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_91.0, 8;
    %load/vec4 v0xaaaae5073840_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5073a20_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0xaaaae5073e00_0, 0, 64;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0xaaaae5073350;
T_92 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae5075c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5076070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5075350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50740a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5073d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5073b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5073940_0, 0;
    %load/vec4 v0xaaaae5073e00_0;
    %assign/vec4 v0xaaaae5073ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50755d0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0xaaaae5075b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0xaaaae5075f90_0;
    %assign/vec4 v0xaaaae5076070_0, 0;
    %load/vec4 v0xaaaae5075270_0;
    %assign/vec4 v0xaaaae5075350_0, 0;
    %load/vec4 v0xaaaae5073fc0_0;
    %assign/vec4 v0xaaaae50740a0_0, 0;
    %load/vec4 v0xaaaae5073bf0_0;
    %assign/vec4 v0xaaaae5073d20_0, 0;
    %load/vec4 v0xaaaae5073a20_0;
    %assign/vec4 v0xaaaae5073b10_0, 0;
    %load/vec4 v0xaaaae5073840_0;
    %assign/vec4 v0xaaaae5073940_0, 0;
    %load/vec4 v0xaaaae5073e00_0;
    %assign/vec4 v0xaaaae5073ee0_0, 0;
    %load/vec4 v0xaaaae50755d0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_92.4, 5;
    %load/vec4 v0xaaaae50755d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50755d0_0, 0;
T_92.4 ;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0xaaaae5076250;
T_93 ;
    %wait E_0xaaaae50765c0;
    %load/vec4 v0xaaaae5078820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5078680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5077db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5078050_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0xaaaae5077db0_0;
    %load/vec4 v0xaaaae5077ac0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaae5077d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0xaaaae5077db0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae5077db0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5077db0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae5078050_0, 0;
    %load/vec4 v0xaaaae5078050_0;
    %load/vec4 v0xaaaae5078680_0;
    %add;
    %assign/vec4 v0xaaaae5078680_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0xaaaae5076250;
T_94 ;
Ewait_33 .event/or E_0xaaaae5076620, E_0x0;
    %wait Ewait_33;
    %alloc S_0xaaaae4ff9be0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %store/vec4 v0xaaaae5077e90_0, 0, 32;
    %load/vec4 v0xaaaae50788e0_0;
    %load/vec4 v0xaaaae5078680_0;
    %div;
    %store/vec4 v0xaaaae50789d0_0, 0, 32;
    %load/vec4 v0xaaaae5077f70_0;
    %load/vec4 v0xaaaae5078a90_0;
    %add;
    %store/vec4 v0xaaaae5076e20_0, 0, 32;
    %load/vec4 v0xaaaae5078a90_0;
    %load/vec4 v0xaaaae5077f70_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5076a50_0, 0, 32;
    %load/vec4 v0xaaaae5076f00_0;
    %load/vec4 v0xaaaae5076b80_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5076880_0, 0, 32;
    %load/vec4 v0xaaaae5077c20_0;
    %load/vec4 v0xaaaae5078680_0;
    %mul;
    %store/vec4 v0xaaaae50766a0_0, 0, 32;
    %load/vec4 v0xaaaae5077f70_0;
    %load/vec4 v0xaaaae5078a90_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_94.0, 8;
    %load/vec4 v0xaaaae50766a0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5076880_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0xaaaae5076c60_0, 0, 64;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0xaaaae5076250;
T_95 ;
    %wait E_0xaaaae50765c0;
    %load/vec4 v0xaaaae5078820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5078a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5077f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5076f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5076b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5076970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50767a0_0, 0;
    %load/vec4 v0xaaaae5076c60_0;
    %assign/vec4 v0xaaaae5076d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae50781f0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0xaaaae5078760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0xaaaae50789d0_0;
    %assign/vec4 v0xaaaae5078a90_0, 0;
    %load/vec4 v0xaaaae5077e90_0;
    %assign/vec4 v0xaaaae5077f70_0, 0;
    %load/vec4 v0xaaaae5076e20_0;
    %assign/vec4 v0xaaaae5076f00_0, 0;
    %load/vec4 v0xaaaae5076a50_0;
    %assign/vec4 v0xaaaae5076b80_0, 0;
    %load/vec4 v0xaaaae5076880_0;
    %assign/vec4 v0xaaaae5076970_0, 0;
    %load/vec4 v0xaaaae50766a0_0;
    %assign/vec4 v0xaaaae50767a0_0, 0;
    %load/vec4 v0xaaaae5076c60_0;
    %assign/vec4 v0xaaaae5076d40_0, 0;
    %load/vec4 v0xaaaae50781f0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_95.4, 5;
    %load/vec4 v0xaaaae50781f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae50781f0_0, 0;
T_95.4 ;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0xaaaae5072f10;
T_96 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5079dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae507a1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae507a5d0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0xaaaae507a1b0_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_96.2, 5;
    %load/vec4 v0xaaaae507a1b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae507a1b0_0, 0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae507a1b0_0;
    %load/vec4 v0xaaaae5079c60_0;
    %mul;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cast2;
    %assign/vec4 v0xaaaae507a5d0_0, 0;
    %load/vec4 v0xaaaae507a5d0_0;
    %load/vec4 v0xaaaae5079dc0_0;
    %add;
    %assign/vec4 v0xaaaae5079dc0_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0xaaaae5072f10;
T_97 ;
Ewait_34 .event/or E_0xaaaae50732f0, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0xaaaae5079c60_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5079c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0xaaaae507a290_0, 0, 32;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae5079c60_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaae507b070_0, 0, 32;
    %load/vec4 v0xaaaae507a510_0;
    %load/vec4 v0xaaaae5079dc0_0;
    %div;
    %store/vec4 v0xaaaae507b150_0, 0, 32;
    %load/vec4 v0xaaaae507b070_0;
    %load/vec4 v0xaaaae507b150_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_97.2, 8;
    %load/vec4 v0xaaaae507b070_0;
    %jmp/1 T_97.3, 8;
T_97.2 ; End of true expr.
    %load/vec4 v0xaaaae507b150_0;
    %jmp/0 T_97.3, 8;
 ; End of false expr.
    %blend;
T_97.3;
    %store/vec4 v0xaaaae507af60_0, 0, 32;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0xaaaae5072f10;
T_98 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae507a370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae507b230_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0xaaaae507a290_0;
    %assign/vec4 v0xaaaae507a370_0, 0;
    %load/vec4 v0xaaaae507af60_0;
    %assign/vec4 v0xaaaae507b230_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0xaaaae5072f10;
T_99 ;
Ewait_35 .event/or E_0xaaaae5073270, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0xaaaae507a370_0;
    %load/vec4 v0xaaaae507b230_0;
    %add;
    %store/vec4 v0xaaaae5079020_0, 0, 32;
    %load/vec4 v0xaaaae507b230_0;
    %load/vec4 v0xaaaae507a370_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaae5078e50_0, 0, 32;
    %load/vec4 v0xaaaae5079100_0;
    %load/vec4 v0xaaaae5078f40_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaae5078c70_0, 0, 32;
    %load/vec4 v0xaaaae5079dc0_0;
    %pad/u 64;
    %load/vec4 v0xaaaae5078d70_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaae507ac60_0, 0, 64;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0xaaaae5072f10;
T_100 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5079100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5078f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae5078d70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae507ac60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae507ad00_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0xaaaae5079ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0xaaaae5079020_0;
    %assign/vec4 v0xaaaae5079100_0, 0;
    %load/vec4 v0xaaaae5078e50_0;
    %assign/vec4 v0xaaaae5078f40_0, 0;
    %load/vec4 v0xaaaae5078c70_0;
    %assign/vec4 v0xaaaae5078d70_0, 0;
    %load/vec4 v0xaaaae507ac60_0;
    %assign/vec4 v0xaaaae507adc0_0, 0;
    %load/vec4 v0xaaaae507ad00_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_100.4, 5;
    %load/vec4 v0xaaaae507ad00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae507ad00_0, 0;
T_100.4 ;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0xaaaae507b410;
T_101 ;
Ewait_36 .event/or E_0xaaaae507b610, E_0x0;
    %wait Ewait_36;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaae507b990_0, 0, 4;
    %fork t_1, S_0xaaaae507b690;
    %jmp t_0;
    .scope S_0xaaaae507b690;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaae507b890_0, 0, 32;
T_101.0 ;
    %load/vec4 v0xaaaae507b890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_101.1, 5;
    %load/vec4 v0xaaaae507ba70_0;
    %alloc S_0xaaaae4ff9be0;
    %load/vec4 v0xaaaae507b890_0;
    %store/vec4 v0xaaaae4f41940_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaae4ff9be0;
    %free S_0xaaaae4ff9be0;
    %cmp/u;
    %jmp/0xz  T_101.2, 5;
    %load/vec4 v0xaaaae507b890_0;
    %pad/s 4;
    %store/vec4 v0xaaaae507b990_0, 0, 4;
T_101.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaaae507b890_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaaae507b890_0, 0, 32;
    %jmp T_101.0;
T_101.1 ;
    %end;
    .scope S_0xaaaae507b410;
t_0 %join;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0xaaaae507bb90;
T_102 ;
Ewait_37 .event/or E_0xaaaae507bdb0, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0xaaaae507be30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_102.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_102.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_102.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_102.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_102.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_102.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_102.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_102.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.2 ;
    %pushi/vec4 495, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.3 ;
    %pushi/vec4 5490, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.4 ;
    %pushi/vec4 500895, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.5 ;
    %pushi/vec4 1000890, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.6 ;
    %pushi/vec4 540590850, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.7 ;
    %pushi/vec4 590590845, 0, 64;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.8 ;
    %pushi/vec4 3867930362, 0, 57;
    %concati/vec4 14, 0, 7;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.9 ;
    %pushi/vec4 3867734886, 0, 56;
    %concati/vec4 84, 0, 8;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.10 ;
    %pushi/vec4 3787506444, 0, 47;
    %concati/vec4 3342, 0, 17;
    %store/vec4 v0xaaaae507bf30_0, 0, 64;
    %jmp T_102.12;
T_102.12 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0xaaaae5031180;
T_103 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507c560, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507caa0, 0, 4;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0xaaaae5031180;
T_104 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cb40, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cb40, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cb40, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507caa0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507caa0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cb40, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507caa0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507caa0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cb40, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507caa0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cb40, 0, 4;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0xaaaae5031180;
T_105 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cbe0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cbe0, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507cb40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507cb40, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cbe0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507cb40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae507cbe0, 0, 4;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0xaaaae5031180;
T_106 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaae507cc80_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507cbe0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaae507cbe0, 4;
    %add;
    %assign/vec4 v0xaaaae507cc80_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0xaaaae5031180;
T_107 ;
    %wait E_0xaaaae4e6ae70;
    %load/vec4 v0xaaaae507ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaae507cd20_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0xaaaae507c7f0_0;
    %and/r;
    %load/vec4 v0xaaaae507cd20_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0xaaaae507cd20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaae507cd20_0, 0;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0xaaaae50016d0;
T_108 ;
T_108.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaae507d300_0;
    %inv;
    %store/vec4 v0xaaaae507d300_0, 0, 1;
    %jmp T_108.0;
    %end;
    .thread T_108;
    .scope S_0xaaaae50016d0;
T_109 ;
    %vpi_call/w 4 35 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaae50016d0 {0 0 0};
    %end;
    .thread T_109;
    .scope S_0xaaaae50016d0;
T_110 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae507d300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae507d7f0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaae507da50_0, 0, 64;
    %pushi/vec4 3, 0, 32;
T_110.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_110.1, 5;
    %jmp/1 T_110.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae507d060;
    %jmp T_110.0;
T_110.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae507d7f0_0, 0, 1;
    %wait E_0xaaaae507d060;
    %pushi/vec4 28343, 0, 64;
    %store/vec4 v0xaaaae507d120_0, 0, 64;
    %pushi/vec4 2843, 0, 64;
    %store/vec4 v0xaaaae507d220_0, 0, 64;
    %fork TD_aoc2_tb.load_bounds, S_0xaaaae507ceb0;
    %join;
    %load/vec4 v0xaaaae507d580_0;
    %load/vec4 v0xaaaae507d970_0;
    %add;
    %cast2;
    %store/vec4 v0xaaaae507d580_0, 0, 64;
    %vpi_call/w 4 51 "$display", "%0d", v0xaaaae507d580_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
T_110.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_110.3, 5;
    %jmp/1 T_110.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaae507d060;
    %jmp T_110.2;
T_110.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 65 "$finish" {0 0 0};
    %end;
    .thread T_110;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_utils.sv";
