pub use crate::GateType;
use crate::{Delta, GarbledWire, GarbledWires, S, WireError, WireId};

#[allow(clippy::enum_variant_names)]
#[derive(Clone, Debug, thiserror::Error)]
pub enum Error {
    #[error("Error while get wire {wire}: {err:?}")]
    GetWire { wire: &'static str, err: WireError },
    #[error("Error while init wire {wire}: {err:?}")]
    InitWire { wire: &'static str, err: WireError },
    #[error("Error while get_or_init wire {wire}: {err:?}")]
    GetOrInitWire { wire: &'static str, err: WireError },
}
pub type GateError = Error;

#[derive(Clone, Debug)]
pub struct Gate {
    pub wire_a: WireId,
    pub wire_b: WireId,
    pub wire_c: WireId,
    pub gate_type: GateType,
}

impl Gate {
    #[must_use]
    pub fn new(t: GateType, a: WireId, b: WireId, c: WireId) -> Self {
        Self {
            wire_a: a,
            wire_b: b,
            wire_c: c,
            gate_type: t,
        }
    }

    #[must_use]
    pub fn and(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::And,
        }
    }

    #[must_use]
    pub fn nand(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Nand,
        }
    }

    #[must_use]
    pub fn nimp(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Nimp,
        }
    }

    #[must_use]
    pub fn imp(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Imp,
        }
    }

    #[must_use]
    pub fn ncimp(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Ncimp,
        }
    }

    #[must_use]
    pub fn cimp(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Cimp,
        }
    }

    #[must_use]
    pub fn nor(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Nor,
        }
    }

    #[must_use]
    pub fn or(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Or,
        }
    }

    #[must_use]
    pub fn xor(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Xor,
        }
    }

    #[must_use]
    pub fn xnor(wire_a: WireId, wire_b: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b,
            wire_c,
            gate_type: GateType::Xnor,
        }
    }

    #[must_use]
    pub fn not(wire_a: WireId, wire_c: WireId) -> Self {
        Self {
            wire_a,
            wire_b: wire_a,
            wire_c,
            gate_type: GateType::Not,
        }
    }

    /// Creates an AND-variant gate with configurable boolean function.                                                                                      │ │
    ///                                                                                                                                                      │ │
    /// This function implements the formula: `((a XOR f[0]) AND (b XOR f[1])) XOR f[2]`                                                                     │ │
    /// where the 3-bit encoding `f` determines which of the 8 AND-variant gate types to create.                                                             │ │
    ///                                                                                                                                                      │ │
    /// # Arguments                                                                                                                                          │ │
    ///                                                                                                                                                      │ │
    /// * `wire_a` - First input wire                                                                                                                        │ │
    /// * `wire_b` - Second input wire                                                                                                                       │ │
    /// * `wire_c` - Output wire                                                                                                                             │ │
    /// * `f` - 3-bit encoding array `[f0, f1, f2]` that determines the gate type:                                                                           │ │
    ///   - `[0,0,0]` → AND gate                                                                                                                             │ │
    ///   - `[0,0,1]` → NAND gate                                                                                                                            │ │
    ///   - `[0,1,0]` → NIMP gate (A AND NOT B)                                                                                                              │ │
    ///   - `[0,1,1]` → IMP gate (A implies B)                                                                                                               │ │
    ///   - `[1,0,0]` → NCIMP gate (NOT A AND B)                                                                                                             │ │
    ///   - `[1,0,1]` → CIMP gate (B implies A)                                                                                                              │ │
    ///   - `[1,1,0]` → NOR gate                                                                                                                             │ │
    ///   - `[1,1,1]` → OR gate                                                                                                                              │ │
    ///
    /// # Returns                                                                                                                                            │ │
    ///                                                                                                                                                      │ │
    /// A new `Gate` instance with the specified wires and gate type.                                                                                        │ │
    #[must_use]
    pub fn and_variant(a: WireId, b: WireId, c: WireId, f: [bool; 3]) -> Self {
        Self::new(
            match f {
                [false, false, false] => GateType::And,
                [false, false, true] => GateType::Nand,
                [false, true, false] => GateType::Nimp,
                [false, true, true] => GateType::Imp,
                [true, false, false] => GateType::Ncimp,
                [true, false, true] => GateType::Cimp,
                [true, true, false] => GateType::Nor,
                [true, true, true] => GateType::Or,
            },
            a,
            b,
            c,
        )
    }

    fn wire_a<'w>(
        &self,
        wires: &'w mut GarbledWires,
        delta: &Delta,
    ) -> Result<&'w GarbledWire, Error> {
        wires
            .get_or_init(self.wire_a, || GarbledWire::random(delta))
            .map_err(|err| Error::GetWire { wire: "a", err })
    }

    fn wire_b<'w>(
        &self,
        wires: &'w mut GarbledWires,
        delta: &Delta,
    ) -> Result<&'w GarbledWire, Error> {
        wires
            .get_or_init(self.wire_b, || GarbledWire::random(delta))
            .map_err(|err| Error::GetWire { wire: "b", err })
    }

    fn init_wire_c(&self, wires: &mut GarbledWires, label0: S, label1: S) -> Result<(), Error> {
        wires
            .init(self.wire_c, GarbledWire::new(label0, label1))
            .map_err(|err| Error::InitWire { wire: "c", err })
            .map(|_| ())
    }

    pub fn garble(&self, wires: &mut GarbledWires, delta: &Delta) -> Result<Vec<S>, Error> {
        log::debug!(
            "gate_garble: {:?} {}+{}->{}",
            self.gate_type,
            self.wire_a,
            self.wire_b,
            self.wire_c
        );
        match self.gate_type {
            GateType::Xor => {
                let a = self.wire_a(wires, delta)?.select(false);
                let b = self.wire_b(wires, delta)?.select(false);
                let c0 = a ^ &b;
                let c1 = c0 ^ delta;
                log::debug!("gate_garble: XOR c0={c0:?} c1={c1:?}");
                self.init_wire_c(wires, c0, c1)?;
                Ok(vec![])
            }
            GateType::Xnor => {
                let a = self.wire_a(wires, delta)?.select(false);
                let b = self.wire_b(wires, delta)?.select(false);
                let c1 = a ^ &b;
                let c0 = c1 ^ delta;
                log::debug!("gate_garble: XNOR c0={c0:?} c1={c1:?}");
                self.init_wire_c(wires, c0, c1)?;
                Ok(vec![])
            }
            GateType::Not => {
                let a = self.wire_a(wires, delta)?;
                let c0 = a.select(true);
                let c1 = a.select(false);
                log::debug!("gate_garble: NOT c0={c0:?} c1={c1:?}");
                self.init_wire_c(wires, c0, c1)?;
                Ok(vec![])
            }
            _gt => {
                let gate_f = self.gate_type.f();
                let c = wires
                    .init(self.wire_c, GarbledWire::random(delta))
                    .map_err(|err| Error::GetOrInitWire { wire: "c", err })?
                    .clone();
                let a = self.wire_a(wires, delta)?.clone();
                let b = self.wire_b(wires, delta)?;

                let table = [(false, false), (false, true), (true, false), (true, true)]
                    .iter()
                    .enumerate()
                    .map(|(idx, (i, j))| {
                        let k = (gate_f)(*i, *j);
                        let a_label = a.select(*i);
                        let b_label = b.select(*j);
                        let c_label = c.select(k);
                        let res = c_label.neg() + S::hash_together(a_label, b_label);
                        log::debug!("gate_garble: table[{idx}] i={i} j={j} k={k} res={res:?}");
                        res
                    })
                    .collect();
                log::debug!("gate_garble: generated table with {} entries", 4);
                Ok(table)
            }
        }
    }

    pub fn evaluate(
        &self,
        a: (S, bool),
        b: (S, bool),
        c_labels: (S, S),
        delta: &Delta,
        table: &[Vec<S>],
        table_gate_index: &mut usize,
    ) -> (S, bool) {
        log::debug!("gate_eval: {:?} a={:?} b={:?}", self.gate_type, a, b);

        match self.gate_type {
            GateType::Xor => {
                let res_bit = a.1 ^ b.1;
                let res_label = if res_bit { c_labels.1 } else { c_labels.0 };
                log::debug!("gate_eval: XOR result={res_label:?} bit={res_bit}");
                (res_label, res_bit)
            }
            GateType::Xnor => {
                let res_bit = !(a.1 ^ b.1);
                let res_label = if res_bit { c_labels.1 } else { c_labels.0 };
                log::debug!("gate_eval: XNOR result={res_label:?} bit={res_bit}");
                (res_label, res_bit)
            }
            GateType::Not => {
                let res_bit = !a.1;
                let res_label = if res_bit { c_labels.1 } else { c_labels.0 };
                log::debug!("gate_eval: NOT result={res_label:?} bit={res_bit}");
                (res_label, res_bit)
            }
            _gt => {
                let i = a.1;
                let j = b.1;
                let idx = ((i as usize) << 1) | (j as usize);
                let ct = &table[*table_gate_index][idx];
                log::debug!(
                    "gate_eval: table lookup i={} j={} idx={} table_gate_idx={}",
                    i,
                    j,
                    idx,
                    *table_gate_index
                );
                *table_gate_index += 1;
                let res_label = ct.neg() + S::hash_together(a.0, b.0);
                let res_bit = (self.gate_type.f())(i, j);
                log::debug!(
                    "gate_eval: table result ct={:?} hash={:?} final={:?} bit={}",
                    ct,
                    S::hash_together(a.0, b.0),
                    res_label,
                    res_bit
                );
                let (label0, label1) = c_labels;
                debug_assert!(
                    res_label.eq(&label0) || res_label.eq(&label1),
                    "evaluated label does not match any known output label"
                );
                (res_label, res_bit)
            }
        }
    }
}
