
*** Running vivado
    with args -log first_zynq_system_axi_gpio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source first_zynq_system_axi_gpio_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source first_zynq_system_axi_gpio_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 348.395 ; gain = 137.293
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_axi_gpio_0_0' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/synth/first_zynq_system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'first_zynq_system_axi_gpio_0_0' (8#1) [f:/ECE_440/project7/project7/project7.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/synth/first_zynq_system_axi_gpio_0_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 387.457 ; gain = 176.355
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 387.457 ; gain = 176.355
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 687.777 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 687.777 ; gain = 476.676
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 687.777 ; gain = 476.676

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |     4|
|4     |LUT4 |     7|
|5     |LUT5 |    11|
|6     |LUT6 |    10|
|7     |FDR  |    16|
|8     |FDRE |    41|
|9     |FDSE |     4|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 687.777 ; gain = 476.676
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 687.777 ; gain = 421.492
