#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May 12 16:06:12 2025
# Process ID         : 19952
# Current directory  : D:/coding/computer_organization/exp/exp14
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3700 D:\coding\computer_organization\exp\exp14\exp14.xpr
# Log file           : D:/coding/computer_organization/exp/exp14/vivado.log
# Journal file       : D:/coding/computer_organization/exp/exp14\vivado.jou
# Running On         : Celore
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735H with Radeon Graphics
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16368 MB
# Swap memory        : 18253 MB
# Total Virtual      : 34622 MB
# Available Virtual  : 23882 MB
#-----------------------------------------------------------
start_gui
open_project D:/coding/computer_organization/exp/exp14/exp14.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/coding/computer_organization/exp/ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/coding/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1279.824 ; gain = 147.844
update_compile_order -fileset sources_1
open_bd_design {D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:UIR:1.0 - UIR_0
Adding component instance block -- xilinx.com:module_ref:rom1_256x24:1.0 - rom1_256x24_0
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_0
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:addr_adpt:1.0 - addr_adpt_0
Adding component instance block -- xilinx.com:module_ref:adder4:1.0 - adder4_0
Adding component instance block -- xilinx.com:module_ref:shifter:1.0 - shifter_0
Successfully read diagram <design_1> from block design file <D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1387.492 ; gain = 79.238
disconnect_bd_net /UIR_0_microIR23 [get_bd_pins adder4_0/B3]
disconnect_bd_net /UIR_0_microIR22 [get_bd_pins adder4_0/B2]
disconnect_bd_net /UIR_0_microIR21 [get_bd_pins adder4_0/B1]
disconnect_bd_net /UIR_0_microIR20 [get_bd_pins adder4_0/B0]
create_bd_cell -type module -reference dff4 dff4_0
connect_bd_net [get_bd_pins dff4_0/Q3] [get_bd_pins adder4_0/B3]
connect_bd_net [get_bd_pins dff4_0/Q2] [get_bd_pins adder4_0/B2]
connect_bd_net [get_bd_pins dff4_0/Q1] [get_bd_pins adder4_0/B1]
connect_bd_net [get_bd_pins dff4_0/Q0] [get_bd_pins adder4_0/B0]
connect_bd_net [get_bd_pins dff4_0/D3] [get_bd_pins UIR_0/microIR23]
connect_bd_net [get_bd_pins dff4_0/D2] [get_bd_pins UIR_0/microIR23]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dff4_0/D2] [get_bd_pins UIR_0/microIR23]'
connect_bd_net [get_bd_pins dff4_0/D2] [get_bd_pins UIR_0/microIR22]
connect_bd_net [get_bd_pins dff4_0/D1] [get_bd_pins UIR_0/microIR21]
connect_bd_net [get_bd_pins dff4_0/D0] [get_bd_pins UIR_0/microIR20]
create_bd_cell -type module -reference dff4 dff4_1
set_property location {7.5 1449 -783} [get_bd_cells dff4_1]
undo
INFO: [Common 17-17] undo 'set_property location {7.5 1449 -783} [get_bd_cells dff4_1]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference dff4 dff4_1'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dff4_0/D0] [get_bd_pins UIR_0/microIR20]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins dff4_0/D0] [get_bd_pins UIR_0/microIR20]'
redo
INFO: [Common 17-16] redo 'create_bd_cell -type module -reference dff4 dff4_1'
set_property location {6 1133 -607} [get_bd_cells dff4_1]
set_property location {6.5 1456 -461} [get_bd_cells dff4_0]
set_property location {7.5 1750 -134} [get_bd_cells adder4_0]
set_property location {8 1753 -126} [get_bd_cells adder4_0]
set_property location {8.5 1854 198} [get_bd_cells shifter_0]
set_property location {8 1672 -107} [get_bd_cells adder4_0]
set_property location {8 1667 -37} [get_bd_cells adder4_0]
set_property location {8 1638 -95} [get_bd_cells adder4_0]
set_property location {8 1663 -54} [get_bd_cells adder4_0]
set_property location {8 1657 -39} [get_bd_cells adder4_0]
set_property location {8 1651 -53} [get_bd_cells adder4_0]
set_property location {9 1838 592} [get_bd_cells shifter_0]
set_property location {8 1652 -71} [get_bd_cells adder4_0]
set_property location {8 1659 -61} [get_bd_cells adder4_0]
set_property location {8 1649 -73} [get_bd_cells adder4_0]
set_property location {8 1650 -80} [get_bd_cells adder4_0]
set_property location {8 1652 -91} [get_bd_cells adder4_0]
set_property location {8 1659 -46} [get_bd_cells adder4_0]
set_property location {8 1659 -56} [get_bd_cells adder4_0]
set_property location {8 1659 -50} [get_bd_cells adder4_0]
set_property location {8 1660 -25} [get_bd_cells adder4_0]
set_property location {8 1650 -55} [get_bd_cells adder4_0]
set_property location {8 1657 -57} [get_bd_cells adder4_0]
set_property location {8 1656 -70} [get_bd_cells adder4_0]
set_property location {8 1655 -91} [get_bd_cells adder4_0]
set_property location {8.5 1812 151} [get_bd_cells shifter_0]
set_property location {7 1375 -730} [get_bd_cells dff4_1]
connect_bd_net [get_bd_pins dff4_1/D3] [get_bd_pins UIR_0/microIR23]
delete_bd_objs [get_bd_nets UIR_0_microIR0]
delete_bd_objs [get_bd_nets UIR_0_microIR1]
delete_bd_objs [get_bd_nets UIR_0_microIR2]
delete_bd_objs [get_bd_nets UIR_0_microIR3]
connect_bd_net [get_bd_pins adder4_0/C0] [get_bd_pins UIR_0/microIR1]
connect_bd_net [get_bd_pins shifter_0/RM] [get_bd_pins UIR_0/microIR1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins shifter_0/RM] [get_bd_pins UIR_0/microIR1]'
connect_bd_net [get_bd_pins shifter_0/RM] [get_bd_pins UIR_0/microIR2]
connect_bd_net [get_bd_pins shifter_0/DM] [get_bd_pins UIR_0/microIR3]
connect_bd_net [get_bd_pins shifter_0/LM] [get_bd_pins UIR_0/microIR5]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins shifter_0/LM] [get_bd_pins UIR_0/microIR5]'
connect_bd_net [get_bd_pins shifter_0/LM] [get_bd_pins UIR_0/microIR4]
connect_bd_net [get_bd_pins UIR_0/microIR5] [get_bd_pins dff4_0/CLK]
connect_bd_net [get_bd_pins dff4_1/D2] [get_bd_pins UIR_0/microIR22]
connect_bd_net [get_bd_pins dff4_1/D1] [get_bd_pins UIR_0/microIR21]
connect_bd_net [get_bd_pins dff4_1/D0] [get_bd_pins UIR_0/microIR20]
connect_bd_net [get_bd_pins dff4_1/CLK] [get_bd_pins UIR_0/microIR5]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dff4_1/CLK] [get_bd_pins UIR_0/microIR5]'
connect_bd_net [get_bd_pins dff4_1/CLK] [get_bd_pins UIR_0/microIR6]
create_bd_cell -type module -reference dff4 dff4_2
set_property location {7 1381 365} [get_bd_cells dff4_2]
set_property location {7 1377 314} [get_bd_cells dff4_2]
connect_bd_net [get_bd_pins dff4_2/D3] [get_bd_pins UIR_0/microIR22]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dff4_2/D3] [get_bd_pins UIR_0/microIR22]'
connect_bd_net [get_bd_pins dff4_2/D3] [get_bd_pins UIR_0/microIR23]
connect_bd_net [get_bd_pins dff4_2/D2] [get_bd_pins UIR_0/microIR22]
connect_bd_net [get_bd_pins dff4_2/D1] [get_bd_pins UIR_0/microIR21]
connect_bd_net [get_bd_pins dff4_2/D0] [get_bd_pins UIR_0/microIR20]
connect_bd_net [get_bd_pins dff4_2/CLK] [get_bd_pins UIR_0/microIR7]
delete_bd_objs [get_bd_nets UIR_0_microIR6]
delete_bd_objs [get_bd_nets UIR_0_microIR5]
delete_bd_objs [get_bd_nets UIR_0_microIR7]
create_bd_cell -type module -reference and2 and2_0
set_property location {6 1090 -698} [get_bd_cells and2_0]
set_property location {6 1101 -691} [get_bd_cells and2_0]
connect_bd_net [get_bd_pins dff4_1/CLK] [get_bd_pins and2_0/Y]
create_bd_cell -type module -reference and2 and2_1
set_property location {6 1089 -422} [get_bd_cells and2_1]
connect_bd_net [get_bd_pins dff4_0/CLK] [get_bd_pins and2_1/Y]
create_bd_cell -type module -reference and2 and2_2
set_property location {6 1097 337} [get_bd_cells and2_2]
set_property location {6 1136 330} [get_bd_cells and2_2]
set_property location {6 1105 351} [get_bd_cells and2_2]
connect_bd_net [get_bd_pins dff4_2/CLK] [get_bd_pins and2_2/Y]
connect_bd_net [get_bd_pins UIR_0/microIR7] [get_bd_pins and2_2/A]
connect_bd_net [get_bd_pins UIR_0/microIR6] [get_bd_pins and2_1/A]
connect_bd_net [get_bd_pins UIR_0/microIR5] [get_bd_pins and2_0/A]
connect_bd_net [get_bd_pins adpt_in_0/clk] [get_bd_pins and2_0/B]
connect_bd_net [get_bd_pins and2_1/B] [get_bd_pins adpt_in_0/clk]
connect_bd_net [get_bd_pins and2_2/B] [get_bd_pins adpt_in_0/clk]
delete_bd_objs [get_bd_nets dff4_0_Q1] [get_bd_nets dff4_0_Q0] [get_bd_nets dff4_0_Q3] [get_bd_nets dff4_0_Q2] [get_bd_nets UIR_0_microIR1] [get_bd_cells adder4_0]
create_bd_cell -type module -reference adder4 adder4_0
connect_bd_net [get_bd_pins dff4_2/Q3] [get_bd_pins adder4_0/B3]
connect_bd_net [get_bd_pins dff4_2/Q3] [get_bd_pins adder4_0/B2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dff4_2/Q3] [get_bd_pins adder4_0/B2]'
connect_bd_net [get_bd_pins dff4_2/Q2] [get_bd_pins adder4_0/B2]
connect_bd_net [get_bd_pins dff4_2/Q1] [get_bd_pins adder4_0/B1]
connect_bd_net [get_bd_pins dff4_2/Q0] [get_bd_pins adder4_0/B0]
disconnect_bd_net /UIR_0_microIR23 [get_bd_pins dff4_1/D3]
disconnect_bd_net /UIR_0_microIR22 [get_bd_pins dff4_1/D2]
disconnect_bd_net /UIR_0_microIR21 [get_bd_pins dff4_1/D1]
disconnect_bd_net /UIR_0_microIR20 [get_bd_pins dff4_1/D0]
set_property location {9.5 1897 -244} [get_bd_cells dff4_1]
set_property location {10 1885 -236} [get_bd_cells dff4_1]
set_property location {9 1802 -239} [get_bd_cells dff4_1]
set_property location {9 1739 -238} [get_bd_cells dff4_1]
set_property location {9 1737 -212} [get_bd_cells dff4_1]
set_property location {9.5 1803 -232} [get_bd_cells dff4_1]
connect_bd_net [get_bd_pins adder4_0/S3] [get_bd_pins dff4_1/D3]
connect_bd_net [get_bd_pins adder4_0/S2] [get_bd_pins dff4_1/D2]
connect_bd_net [get_bd_pins adder4_0/S1] [get_bd_pins dff4_1/D1]
connect_bd_net [get_bd_pins adder4_0/S0] [get_bd_pins dff4_1/D0]
connect_bd_net [get_bd_pins dff4_0/Q3] [get_bd_pins adder4_0/A3]
connect_bd_net [get_bd_pins dff4_0/Q2] [get_bd_pins adder4_0/A2]
connect_bd_net [get_bd_pins dff4_0/Q1] [get_bd_pins adder4_0/A1]
connect_bd_net [get_bd_pins dff4_0/Q0] [get_bd_pins adder4_0/A0]
set_property location {9 1665 -246} [get_bd_cells dff4_1]
set_property location {9 1676 -239} [get_bd_cells dff4_1]
set_property location {9 1691 -226} [get_bd_cells dff4_1]
connect_bd_net [get_bd_pins adder4_0/C0] [get_bd_pins UIR_0/microIR1]
set_property location {9 1710 209} [get_bd_cells shifter_0]
set_property location {9 1710 235} [get_bd_cells shifter_0]
set_property location {9 1678 71} [get_bd_cells shifter_0]
set_property location {9 1701 80} [get_bd_cells shifter_0]
set_property location {9 1701 101} [get_bd_cells shifter_0]
set_property location {9 1699 125} [get_bd_cells shifter_0]
set_property location {9 1685 3} [get_bd_cells shifter_0]
set_property location {8 1478 -313} [get_bd_cells adder4_0]
set_property location {9.5 2027 -466} [get_bd_cells dff4_1]
set_property location {7.5 1347 -584} [get_bd_cells dff4_0]
set_property location {7.5 1235 -600} [get_bd_cells dff4_0]
set_property location {9 1559 -564} [get_bd_cells adder4_0]
set_property location {9 1561 -560} [get_bd_cells adder4_0]
set_property location {9 1563 -555} [get_bd_cells adder4_0]
set_property location {9 1565 -544} [get_bd_cells adder4_0]
set_property location {7 1001 294} [get_bd_cells dff4_2]
set_property location {7 990 300} [get_bd_cells dff4_2]
set_property location {7 992 307} [get_bd_cells dff4_2]
set_property location {6 676 -573} [get_bd_cells and2_1]
set_property location {6 667 -550} [get_bd_cells and2_1]
set_property location {6 670 -570} [get_bd_cells and2_1]
set_property location {6 667 -551} [get_bd_cells and2_1]
set_property location {6 669 -568} [get_bd_cells and2_1]
set_property location {6 668 -555} [get_bd_cells and2_1]
set_property location {6 667 -568} [get_bd_cells and2_1]
set_property location {6 668 -552} [get_bd_cells and2_1]
set_property location {6 667 -569} [get_bd_cells and2_1]
set_property location {6 677 -567} [get_bd_cells and2_1]
set_property location {6 669 -563} [get_bd_cells and2_1]
set_property location {10.5 1904 -780} [get_bd_cells and2_0]
set_property location {10.5 1810 -791} [get_bd_cells and2_0]
set_property location {10 1684 -799} [get_bd_cells and2_0]
set_property location {10.5 1929 -567} [get_bd_cells dff4_1]
set_property location {11 1936 -561} [get_bd_cells dff4_1]
set_property location {11 1939 -546} [get_bd_cells dff4_1]
set_property location {11 1938 -536} [get_bd_cells dff4_1]
set_property location {11 1932 -542} [get_bd_cells dff4_1]
set_property location {11 1933 -525} [get_bd_cells dff4_1]
set_property location {11 1931 -575} [get_bd_cells dff4_1]
set_property location {11 1939 -540} [get_bd_cells dff4_1]
set_property location {11 1934 -541} [get_bd_cells dff4_1]
set_property location {11 1889 -554} [get_bd_cells dff4_1]
set_property location {11 1933 -541} [get_bd_cells dff4_1]
set_property location {11 1931 -534} [get_bd_cells dff4_1]
set_property location {6 698 -353} [get_bd_cells and2_2]
set_property location {7 1030 -414} [get_bd_cells dff4_2]
set_property location {7 992 -409} [get_bd_cells dff4_2]
set_property location {7 984 -410} [get_bd_cells dff4_2]
set_property location {7 990 -384} [get_bd_cells dff4_2]
set_property location {7 990 -410} [get_bd_cells dff4_2]
set_property location {7 1005 -413} [get_bd_cells dff4_2]
set_property location {7 988 -392} [get_bd_cells dff4_2]
set_property location {8.5 1313 -18} [get_bd_cells shifter_0]
set_property location {7 894 -629} [get_bd_cells dff4_0]
set_property location {7 876 -619} [get_bd_cells dff4_0]
set_property location {7 875 -609} [get_bd_cells dff4_0]
set_property location {7 869 -609} [get_bd_cells dff4_0]
set_property location {7 874 -586} [get_bd_cells dff4_0]
set_property location {7 871 -631} [get_bd_cells dff4_0]
set_property location {7 874 -586} [get_bd_cells dff4_0]
set_property location {7 859 -626} [get_bd_cells dff4_0]
set_property location {7 870 -605} [get_bd_cells dff4_0]
set_property location {7.5 1154 -501} [get_bd_cells adder4_0]
set_property location {8 1179 -64} [get_bd_cells shifter_0]
set_property location {8 1169 -24} [get_bd_cells shifter_0]
set_property location {7.5 1069 -72} [get_bd_cells shifter_0]
set_property location {8 1068 -56} [get_bd_cells shifter_0]
set_property location {8 1076 -57} [get_bd_cells shifter_0]
set_property location {8 1078 -49} [get_bd_cells shifter_0]
set_property location {8 1079 -34} [get_bd_cells shifter_0]
set_property location {8 1121 -512} [get_bd_cells adder4_0]
set_property location {6 635 -805} [get_bd_cells and2_0]
set_property location {6 583 -758} [get_bd_cells and2_0]
set_property location {8.5 1324 -518} [get_bd_cells dff4_1]
set_property location {9 1324 -514} [get_bd_cells dff4_1]
set_property location {9 1323 -514} [get_bd_cells dff4_1]
set_property location {9 1326 -508} [get_bd_cells dff4_1]
set_property location {9 1337 -491} [get_bd_cells dff4_1]
set_property location {9 1332 -530} [get_bd_cells dff4_1]
set_property location {9 1336 -515} [get_bd_cells dff4_1]
set_property location {9 1334 -502} [get_bd_cells dff4_1]
create_bd_cell -type module -reference adpt_out adpt_out_0
set_property location {9.5 1698 -65} [get_bd_cells adpt_out_0]
set_property location {8 1066 -72} [get_bd_cells shifter_0]
set_property location {8 1071 -44} [get_bd_cells shifter_0]
set_property location {8 1069 -23} [get_bd_cells shifter_0]
set_property location {8 1070 -58} [get_bd_cells shifter_0]
set_property location {7.5 952 -37} [get_bd_cells shifter_0]
set_property location {8 958 -34} [get_bd_cells shifter_0]
set_property location {8 988 -525} [get_bd_cells adder4_0]
set_property location {8 964 -497} [get_bd_cells adder4_0]
set_property location {8 959 -490} [get_bd_cells adder4_0]
set_property location {8 954 -483} [get_bd_cells adder4_0]
set_property location {8.5 1159 -477} [get_bd_cells dff4_1]
set_property location {9 1163 -466} [get_bd_cells dff4_1]
set_property location {9.5 1456 -183} [get_bd_cells adpt_out_0]
set_property location {9.5 1368 -223} [get_bd_cells adpt_out_0]
set_property location {10 1352 -474} [get_bd_cells adpt_out_0]
connect_bd_net [get_bd_pins dff4_1/Q3] [get_bd_pins adpt_out_0/Y3]
connect_bd_net [get_bd_pins dff4_1/Q2] [get_bd_pins adpt_out_0/Y2]
connect_bd_net [get_bd_pins dff4_1/Q1] [get_bd_pins adpt_out_0/Y1]
connect_bd_net [get_bd_pins dff4_1/Q0] [get_bd_pins adpt_out_0/Y0]
connect_bd_net [get_bd_pins adpt_out_0/led] [get_bd_pins cg_fpga_0/gpio_led]
make_wrapper -files [get_files D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/m74LS161_0/A3
/m74LS161_0/A2
/m74LS161_0/A1
/m74LS161_0/A0
/m74LS161_1/A3
/m74LS161_1/A2
/m74LS161_1/A1
/m74LS161_1/A0
/adder4_0/K

Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1482.918 ; gain = 7.750
add_files -norecurse d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run rom1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom1'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rom1
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/m74LS161_0/A3
/m74LS161_0/A2
/m74LS161_0/A1
/m74LS161_0/A0
/m74LS161_1/A3
/m74LS161_1/A2
/m74LS161_1/A1
/m74LS161_1/A0
/adder4_0/K

Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_gpio_0_0 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_cg_fpga_axi_gpio_o1_0 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_cg_fpga_axi_gpio_o1_1 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_cg_fpga_axi_gpio_i1_0 (AXI GPIO 2.0) from revision 29 to revision 35
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 31 to revision 37
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_intc_0_0 (AXI Interrupt Controller 4.1) from revision 17 to revision 20
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_rst_ps7_0_50M_0 (Processor System Reset 5.0) from revision 13 to revision 16
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xbar_1 (AXI Crossbar 2.1) from revision 28 to revision 34
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_auto_pc_0 (AXI Protocol Converter 2.1) from revision 27 to revision 33
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_0_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_1_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 5.0) from revision 2 to revision 5
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_2_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconcat_3_0 (Concat 2.1) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlslice_0_2 (Slice 1.0) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlslice_0_3 (Slice 1.0) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlslice_1_0 (Slice 1.0) from revision 2 to revision 4
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconstant_0_0 (Constant 1.1) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xbar_0 (AXI Crossbar 2.1) from revision 28 to revision 34
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_auto_pc_1 (AXI Protocol Converter 2.1) from revision 27 to revision 33
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 15 to revision 21
INFO: [IP_Flow 19-3420] Updated cg_fpga_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconstant_1_0 (Constant 1.1) from revision 7 to revision 9
INFO: [IP_Flow 19-3422] Upgraded cg_fpga_xlconstant_1_1 (Constant 1.1) from revision 7 to revision 9
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block cg_fpga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adpt_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block UIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom1_256x24_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m74LS161_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m74LS161_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block addr_adpt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dff4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dff4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dff4_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block and2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adpt_out_0 .
Exporting to file d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cg_fpga_0_0
[Mon May 12 16:41:56 2025] Launched rom1_synth_1, design_1_and2_1_0_synth_1, design_1_dff4_0_0_synth_1, design_1_dff4_1_0_synth_1, design_1_dff4_2_0_synth_1, design_1_and2_0_0_synth_1, design_1_rom1_256x24_0_1_synth_1, design_1_shifter_0_1_synth_1, design_1_addr_adpt_0_0_synth_1, design_1_cg_fpga_0_0_synth_1, design_1_adpt_in_0_0_synth_1, design_1_UIR_0_0_synth_1, design_1_m74LS161_0_1_synth_1, design_1_m74LS161_1_0_synth_1, design_1_and2_2_0_synth_1, design_1_adpt_out_0_0_synth_1, design_1_adder4_0_3_synth_1, synth_1...
Run output will be captured here:
rom1_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/rom1_synth_1/runme.log
design_1_and2_1_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_and2_1_0_synth_1/runme.log
design_1_dff4_0_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_dff4_0_0_synth_1/runme.log
design_1_dff4_1_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_dff4_1_0_synth_1/runme.log
design_1_dff4_2_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_dff4_2_0_synth_1/runme.log
design_1_and2_0_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_and2_0_0_synth_1/runme.log
design_1_rom1_256x24_0_1_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_rom1_256x24_0_1_synth_1/runme.log
design_1_shifter_0_1_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_shifter_0_1_synth_1/runme.log
design_1_addr_adpt_0_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_addr_adpt_0_0_synth_1/runme.log
design_1_cg_fpga_0_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_cg_fpga_0_0_synth_1/runme.log
design_1_adpt_in_0_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_adpt_in_0_0_synth_1/runme.log
design_1_UIR_0_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_UIR_0_0_synth_1/runme.log
design_1_m74LS161_0_1_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_m74LS161_0_1_synth_1/runme.log
design_1_m74LS161_1_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_m74LS161_1_0_synth_1/runme.log
design_1_and2_2_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_and2_2_0_synth_1/runme.log
design_1_adpt_out_0_0_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_adpt_out_0_0_synth_1/runme.log
design_1_adder4_0_3_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_adder4_0_3_synth_1/runme.log
synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/runme.log
[Mon May 12 16:41:57 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1670.418 ; gain = 187.500
disconnect_bd_net /UIR_0_microIR23 [get_bd_pins shifter_0/D3]
reset_run impl_1
disconnect_bd_net /UIR_0_microIR22 [get_bd_pins shifter_0/D2]
disconnect_bd_net /UIR_0_microIR21 [get_bd_pins shifter_0/D1]
disconnect_bd_net /UIR_0_microIR20 [get_bd_pins shifter_0/D0]
set_property location {8 1015 279} [get_bd_cells shifter_0]
set_property location {7 747 16} [get_bd_cells dff4_2]
set_property location {7 757 -217} [get_bd_cells dff4_0]
set_property location {8 1018 -130} [get_bd_cells adder4_0]
set_property location {8 1005 -97} [get_bd_cells adder4_0]
set_property location {8 1011 -90} [get_bd_cells adder4_0]
delete_bd_objs [get_bd_nets adder4_0_S3]
delete_bd_objs [get_bd_nets adder4_0_S2]
delete_bd_objs [get_bd_nets adder4_0_S1]
delete_bd_objs [get_bd_nets adder4_0_S0]
set_property location {9 1165 -76} [get_bd_cells shifter_0]
set_property location {9 1220 -64} [get_bd_cells shifter_0]
connect_bd_net [get_bd_pins adder4_0/S3] [get_bd_pins shifter_0/D3]
connect_bd_net [get_bd_pins adder4_0/S2] [get_bd_pins shifter_0/D2]
connect_bd_net [get_bd_pins adder4_0/S1] [get_bd_pins shifter_0/D1]
connect_bd_net [get_bd_pins adder4_0/S0] [get_bd_pins shifter_0/D0]
set_property location {10 1356 -61} [get_bd_cells dff4_1]
set_property location {6 503 299} [get_bd_cells and2_0]
set_property location {10 1398 -51} [get_bd_cells dff4_1]
connect_bd_net [get_bd_pins shifter_0/Y3] [get_bd_pins dff4_1/D3]
connect_bd_net [get_bd_pins shifter_0/Y2] [get_bd_pins dff4_1/D2]
connect_bd_net [get_bd_pins shifter_0/Y1] [get_bd_pins dff4_1/D1]
connect_bd_net [get_bd_pins shifter_0/Y0] [get_bd_pins dff4_1/D0]
set_property location {10.5 1635 -55} [get_bd_cells adpt_out_0]
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/design_1_wrapper.dcp to D:/coding/computer_organization/exp/exp14/exp14.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci' is already up-to-date
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/m74LS161_0/A3
/m74LS161_0/A2
/m74LS161_0/A1
/m74LS161_0/A0
/m74LS161_1/A3
/m74LS161_1/A2
/m74LS161_1/A1
/m74LS161_1/A0
/adder4_0/K

Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 12 16:52:25 2025] Launched synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/runme.log
[Mon May 12 16:52:26 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci' is already up-to-date
[Mon May 12 16:58:49 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/coding/computer_organization/exp/exp14/exp14_data.coe' provided. It will be converted relative to IP Instance files '../../../../exp14_data.coe'
set_property CONFIG.Coe_File {D:/coding/computer_organization/exp/exp14/exp14_data.coe} [get_ips rom1]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/coding/computer_organization/exp/exp14/exp14_data.coe' provided. It will be converted relative to IP Instance files '../../../../exp14_data.coe'
generate_target all [get_files  D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom1'...
export_ip_user_files -of_objects [get_files D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci] -no_script -sync -force -quiet
reset_run rom1_synth_1
launch_runs rom1_synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci' is already up-to-date
[Mon May 12 17:04:29 2025] Launched rom1_synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/rom1_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/coding/computer_organization/exp/exp14/exp14.cache/compile_simlib/modelsim} {questa=D:/coding/computer_organization/exp/exp14/exp14.cache/compile_simlib/questa} {riviera=D:/coding/computer_organization/exp/exp14/exp14.cache/compile_simlib/riviera} {activehdl=D:/coding/computer_organization/exp/exp14/exp14.cache/compile_simlib/activehdl}] -of_objects [get_files D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci] -directory D:/coding/computer_organization/exp/exp14/exp14.ip_user_files/sim_scripts -ip_user_files_dir D:/coding/computer_organization/exp/exp14/exp14.ip_user_files -ipstatic_source_dir D:/coding/computer_organization/exp/exp14/exp14.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets UIR_0_microIR5] [get_bd_nets UIR_0_microIR7] [get_bd_nets UIR_0_microIR6] [get_bd_nets UIR_0_microIR3] [get_bd_nets UIR_0_microIR2] [get_bd_nets rom1_256x24_0_q] [get_bd_nets UIR_0_microIR4] [get_bd_nets UIR_0_microIR1] [get_bd_cells UIR_0]
create_bd_cell -type module -reference rom1_256x24 rom1_256x24_1
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference rom1_256x24 rom1_256x24_1'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets UIR_0_microIR5] [get_bd_nets UIR_0_microIR7] [get_bd_nets UIR_0_microIR6] [get_bd_nets UIR_0_microIR3] [get_bd_nets UIR_0_microIR2] [get_bd_nets rom1_256x24_0_q] [get_bd_nets UIR_0_microIR4] [get_bd_nets UIR_0_microIR1] [get_bd_cells UIR_0]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets UIR_0_microIR5] [get_bd_nets UIR_0_microIR7] [get_bd_nets UIR_0_microIR6] [get_bd_nets UIR_0_microIR3] [get_bd_nets UIR_0_microIR2] [get_bd_nets rom1_256x24_0_q] [get_bd_nets UIR_0_microIR4] [get_bd_nets UIR_0_microIR1] [get_bd_cells UIR_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets UIR_0_microIR5] [get_bd_nets UIR_0_microIR7] [get_bd_nets UIR_0_microIR6] [get_bd_nets UIR_0_microIR3] [get_bd_nets UIR_0_microIR2] [get_bd_nets rom1_256x24_0_q] [get_bd_nets UIR_0_microIR4] [get_bd_nets UIR_0_microIR1] [get_bd_cells UIR_0]'
set_property location {6 466 -92} [get_bd_cells UIR_0]
set_property location {6 455 -72} [get_bd_cells UIR_0]
set_property location {6 454 -74} [get_bd_cells UIR_0]
set_property location {6 458 -61} [get_bd_cells UIR_0]
set_property location {6 460 -52} [get_bd_cells UIR_0]
delete_bd_objs [get_bd_nets addr_adpt_0_addr_pc] [get_bd_nets rom1_256x24_0_q] [get_bd_cells rom1_256x24_0]
create_bd_cell -type module -reference UIR UIR_1
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference UIR UIR_1'
create_bd_cell -type module -reference rom1_256x24 rom1_256x24_0
set_property location {3 -341 -227} [get_bd_cells m74LS161_0]
set_property location {3 -327 -220} [get_bd_cells m74LS161_0]
set_property location {3 -313 134} [get_bd_cells m74LS161_1]
set_property location {3.5 -66 -58} [get_bd_cells addr_adpt_0]
set_property location {4 -53 -53} [get_bd_cells addr_adpt_0]
set_property location {4 -48 -42} [get_bd_cells addr_adpt_0]
set_property location {4.5 174 -48} [get_bd_cells rom1_256x24_0]
connect_bd_net [get_bd_pins addr_adpt_0/addr_pc] [get_bd_pins rom1_256x24_0/inclock]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins addr_adpt_0/addr_pc] [get_bd_pins rom1_256x24_0/inclock]'
connect_bd_net [get_bd_pins rom1_256x24_0/inclock] [get_bd_pins adpt_in_0/clk]
connect_bd_net [get_bd_pins addr_adpt_0/addr_pc] [get_bd_pins rom1_256x24_0/address]
connect_bd_net [get_bd_pins rom1_256x24_0/q] [get_bd_pins UIR_0/d]
set_property location {5 174 -36} [get_bd_cells rom1_256x24_0]
set_property location {4 -71 -23} [get_bd_cells addr_adpt_0]
set_property location {4 -74 -38} [get_bd_cells addr_adpt_0]
set_property location {4 -73 -29} [get_bd_cells addr_adpt_0]
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/coding/computer_organization/exp/exp14/exp14.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci' is already up-to-date
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/m74LS161_0/A3
/m74LS161_0/A2
/m74LS161_0/A1
/m74LS161_0/A0
/m74LS161_1/A3
/m74LS161_1/A2
/m74LS161_1/A1
/m74LS161_1/A0
/adder4_0/K

Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom1_256x24_0 .
Exporting to file d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 12 17:10:20 2025] Launched design_1_rom1_256x24_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_rom1_256x24_0_2_synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/design_1_rom1_256x24_0_2_synth_1/runme.log
synth_1: D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/runme.log
[Mon May 12 17:10:20 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1785.262 ; gain = 9.668
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {7 810 -430} [get_bd_cells xlconstant_1]
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins adder4_0/K]
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/coding/computer_organization/exp/exp14/exp14.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci' is already up-to-date
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/m74LS161_0/A3
/m74LS161_0/A2
/m74LS161_0/A1
/m74LS161_0/A0
/m74LS161_1/A3
/m74LS161_1/A2
/m74LS161_1/A1
/m74LS161_1/A0

Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 12 17:19:37 2025] Launched synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/runme.log
[Mon May 12 17:19:37 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/impl_1/runme.log
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
startgroup
set_property CONFIG.CONST_VAL {1} [get_bd_cells xlconstant_1]
endgroup
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/coding/computer_organization/exp/exp14/exp14.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci' is already up-to-date
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/m74LS161_0/A3
/m74LS161_0/A2
/m74LS161_0/A1
/m74LS161_0/A0
/m74LS161_1/A3
/m74LS161_1/A2
/m74LS161_1/A1
/m74LS161_1/A0

Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 12 17:26:31 2025] Launched synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/runme.log
[Mon May 12 17:26:31 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins UIR_0/microIR1] [get_bd_pins adder4_0/K]
save_bd_design
Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/coding/computer_organization/exp/exp14/exp14.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/coding/computer_organization/exp/exp14/exp14.srcs/sources_1/ip/rom1/rom1.xci' is already up-to-date
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/m74LS161_0/A3
/m74LS161_0/A2
/m74LS161_0/A1
/m74LS161_0/A0
/m74LS161_1/A3
/m74LS161_1/A2
/m74LS161_1/A1
/m74LS161_1/A0

Wrote  : <D:\coding\computer_organization\exp\exp14\exp14.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/coding/computer_organization/exp/exp14/exp14.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Mon May 12 17:32:06 2025] Launched synth_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/synth_1/runme.log
[Mon May 12 17:32:06 2025] Launched impl_1...
Run output will be captured here: D:/coding/computer_organization/exp/exp14/exp14.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 2042.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2053.109 ; gain = 240.668
INFO: [Common 17-344] 'open_run' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 12 17:39:28 2025...
