
*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 356.926 ; gain = 98.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 7 LUT/LUT_16_7.vhd:35' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 7 LUT/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 7 LUT/LUT_16_7.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Slow_Clk.vhd:10' bound to instance 'Slow_Clock_0' of component 'Slow_Clk' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Slow_Clk.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Slow_Clk.vhd:15]
WARNING: [Synth 8-5640] Port 'inst0' is missing in component declaration [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:58]
WARNING: [Synth 8-5640] Port 'instaddr' is missing in component declaration [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:58]
WARNING: [Synth 8-5640] Port 'next_ia' is missing in component declaration [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:58]
WARNING: [Synth 8-5640] Port 'curr_ia' is missing in component declaration [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:58]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:34' bound to instance 'processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:53]
WARNING: [Synth 8-5640] Port 'intermediate' is missing in component declaration [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:55]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Reg_Bank' of component 'Register_Bank' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:51]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (3#1) [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:80]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:87]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:101]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:122]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/lab4/lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/lab4/lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 4 2D4 3D8 8M1/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/lab4/lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 4 2D4 3D8 8M1/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (4#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 4 2D4 3D8 8M1/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 4 2D4 3D8 8M1/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/lab4/lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (5#1) [E:/Xilinx/Projects/lab4/lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[0] with 1st driver pin 'Register_Bank:/Reg_0/Q[0]' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[0] with 2nd driver pin 'GND' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net R0[0] is connected to constant driver, other driver is ignored [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (6#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd:51]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_8_to_1_4bit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (7#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_8_to_1_4bit.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:211]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_2_to_1_4bit.vhd:34' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:223]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_2_to_1_4bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (8#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_2_to_1_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Instruction_Decoder.vhd:27]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 4 2D4 3D8 8M1/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Instruction_Decoder.vhd:51]
WARNING: [Synth 8-3848] Net Opcode_ID_Output in module/entity Instruction_Decoder does not have driver. [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (9#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Instruction_Decoder.vhd:27]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Program_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (10#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Program_ROM.vhd:41]
INFO: [Synth 8-3491] module 'Add_Subtract_4bit' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Add_Subtract_4bit.vhd:25' bound to instance 'Add_Subtract_4bit_0' of component 'Add_Subtract_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:251]
INFO: [Synth 8-638] synthesizing module 'Add_Subtract_4bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Add_Subtract_4bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:34' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Add_Subtract_4bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/HA.vhd:32' bound to instance 'HA_0' of component 'HA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/HA.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'HA' (11#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/HA.vhd:38]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/HA.vhd:32' bound to instance 'HA_1' of component 'HA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (12#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:34' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Add_Subtract_4bit.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:34' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Add_Subtract_4bit.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:34' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Add_Subtract_4bit.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Add_Subtract_4bit' (13#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Add_Subtract_4bit.vhd:35]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Adder_3bit.vhd:25' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:259]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Adder_3bit.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Adder_3bit.vhd:48]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Adder_3bit.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Lab 3 HA FA RCA RCA_4/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Adder_3bit.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (14#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Adder_3bit.vhd:32]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_2_to_1_3bit.vhd:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:265]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_2_to_1_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (15#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_2_to_1_3bit.vhd:43]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Reg_3bit.vhd:34' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:271]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Reg_3bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (16#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Reg_3bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/Nano_Processor.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/new/System.vhd:46]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port EN
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Opcode_ID_Output[1]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Opcode_ID_Output[0]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port EN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 412.301 ; gain = 154.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 412.301 ; gain = 154.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 412.301 ; gain = 154.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 745.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 745.199 ; gain = 487.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 745.199 ; gain = 487.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 745.199 ; gain = 487.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.srcs/sources_1/import/Mux_8_to_1_4bit.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 745.199 ; gain = 487.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Subtract_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_0/Q_reg[3]) is unused and will be removed from module System.
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[3] with 1st driver pin 'processor/Reg_Bank/Reg_0/Q_reg[3]/Q' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[3] with 2nd driver pin 'GND' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net R0[3] is connected to constant driver, other driver is ignored [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_0/Q_reg[2]) is unused and will be removed from module System.
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[2] with 1st driver pin 'processor/Reg_Bank/Reg_0/Q_reg[2]/Q' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[2] with 2nd driver pin 'GND' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net R0[2] is connected to constant driver, other driver is ignored [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_0/Q_reg[1]) is unused and will be removed from module System.
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[1] with 1st driver pin 'processor/Reg_Bank/Reg_0/Q_reg[1]/Q' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[1] with 2nd driver pin 'GND' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net R0[1] is connected to constant driver, other driver is ignored [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_0/Q_reg[0]) is unused and will be removed from module System.
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[0] with 1st driver pin 'processor/Reg_Bank/Reg_0/Q_reg[0]/Q' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net R0[0] with 2nd driver pin 'GND' [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net R0[0] is connected to constant driver, other driver is ignored [E:/Xilinx/Projects/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:47]
WARNING: [Synth 8-3332] Sequential element (processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 745.199 ; gain = 487.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 745.199 ; gain = 487.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 757.648 ; gain = 499.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_5/Q_reg[1]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_6/Q_reg[1]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_5/Q_reg[0]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_6/Q_reg[0]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_5/Q_reg[3]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_6/Q_reg[3]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_5/Q_reg[2]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'processor/Reg_Bank/Reg_6/Q_reg[2]' (FDRE) to 'processor/Reg_Bank/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/Reg_Bank/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (processor/Reg_Bank/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     9|
|8     |FDRE   |    53|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   128|
|2     |  Slow_Clock_0      |Slow_Clk       |    54|
|3     |  processor         |Nano_Processor |    54|
|4     |    Program_Counter |Reg_3bit       |    23|
|5     |    Reg_Bank        |Register_Bank  |    31|
|6     |      Reg_1         |Reg_4bit       |     4|
|7     |      Reg_2         |Reg_4bit_0     |    12|
|8     |      Reg_3         |Reg_4bit_1     |     4|
|9     |      Reg_7         |Reg_4bit_2     |    11|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 760.078 ; gain = 169.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 760.078 ; gain = 502.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 35 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 760.078 ; gain = 515.035
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Lab 9 Final/Lab 9 Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 760.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:16:25 2023...
