{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558247002297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558247002305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 01:23:22 2019 " "Processing started: Sun May 19 01:23:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558247002305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247002305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PR_3 -c PR_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PR_3 -c PR_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247002306 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1558247002853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/baudgen_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/baudgen_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen_tx " "Found entity 1: baudgen_tx" {  } { { "src/uart/baudgen_tx.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/baudgen_tx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/baudgen_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/baudgen_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen_rx " "Found entity 1: baudgen_rx" {  } { { "src/uart/baudgen_rx.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/baudgen_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/control_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/control_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rx " "Found entity 1: control_rx" {  } { { "src/uart/control_rx.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/control_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/control_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/control_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_tx " "Found entity 1: control_tx" {  } { { "src/uart/control_tx.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/control_tx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/uart/counter.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/parity_bit_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/parity_bit_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity_bit_gen " "Found entity 1: parity_bit_gen" {  } { { "src/uart/parity_bit_generator.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/parity_bit_generator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/parity_error.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/parity_error.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parity_error " "Found entity 1: parity_error" {  } { { "src/uart/parity_error.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/parity_error.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "src/uart/shifter.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/shifter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "src/fifo/src/xor_gate.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/xor_gate.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/addrs_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/addrs_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addrs_synch " "Found entity 1: addrs_synch" {  } { { "src/fifo/src/addrs_synch.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/addrs_synch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/synch_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/synch_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synch_ff " "Found entity 1: synch_ff" {  } { { "src/fifo/src/synch_ff.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/synch_ff.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/bin2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/bin2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2gray " "Found entity 1: bin2gray" {  } { { "src/fifo/src/bin2gray.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/bin2gray.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/gray2bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/gray2bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bin " "Found entity 1: gray2bin" {  } { { "src/fifo/src/gray2bin.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/gray2bin.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/ff_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/ff_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "src/fifo/src/ff_d.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/ff_d.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/tb/tb_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/tb/tb_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_fifo " "Found entity 1: TB_fifo" {  } { { "src/fifo/tb/TB_fifo.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/tb/TB_fifo.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv/src/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mxv/src/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "src/mxv/src/register_en.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/register_en.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/uart/register.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/sipo_dw_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/sipo_dw_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sipo_dw_11 " "Found entity 1: sipo_dw_11" {  } { { "src/uart/sipo_dw_11.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/sipo_dw_11.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/pkg_uart.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/uart/pkg_uart.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart (SystemVerilog) " "Found design unit 1: pkg_uart (SystemVerilog)" {  } { { "src/uart/pkg_uart.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/pkg_uart.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/register_en_dw_8.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/register_en_dw_8.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/uart_rx.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv/src/demux_1_8_w4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mxv/src/demux_1_8_w4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_8_1_W4B " "Found entity 1: demux_8_1_W4B" {  } { { "src/mxv/src/demux_1_8_W4B.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/demux_1_8_W4B.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv/src/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mxv/src/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/mxv/src/processor.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/processor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv/src/demux_1_8_w1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mxv/src/demux_1_8_w1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1_8_W1B " "Found entity 1: demux_1_8_W1B" {  } { { "src/mxv/src/demux_1_8_W1B.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/demux_1_8_W1B.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux_1_2_w4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/demux_1_2_w4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1_2_W4B " "Found entity 1: demux_1_2_W4B" {  } { { "src/demux_1_2_W4B.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/demux_1_2_W4B.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/demux_1_2_w8b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/demux_1_2_w8b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1_2_W8B " "Found entity 1: demux_1_2_W8B" {  } { { "src/demux_1_2_W8B.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/demux_1_2_W8B.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_8 " "Found entity 1: register_8" {  } { { "src/register_8.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/register_8.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sipo.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/sipo.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_ctrl " "Found entity 1: counter_ctrl" {  } { { "src/counter_ctrl.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/counter_ctrl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_1 " "Found entity 1: register_1" {  } { { "src/register.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ascii2hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ascii2hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ascii2hex " "Found entity 1: ascii2hex" {  } { { "src/ascii2hex.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ascii2hex.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hex2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex2dec " "Found entity 1: hex2dec" {  } { { "src/hex2dec.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/hex2dec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/register_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "src/debouncer.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_command.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_command.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_command " "Found entity 1: counter_command" {  } { { "src/counter_command.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/counter_command.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv/src/demux_1_4_w4b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mxv/src/demux_1_4_w4b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1_4_W4B " "Found entity 1: demux_1_4_W4B" {  } { { "src/mxv/src/demux_1_4_W4B.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/demux_1_4_W4B.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "src/fifo/src/comp.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/comp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/pointer_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/pointer_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pointer_wr " "Found entity 1: pointer_wr" {  } { { "src/fifo/src/pointer_wr.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/pointer_wr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/pointer_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/pointer_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pointer_rd " "Found entity 1: pointer_rd" {  } { { "src/fifo/src/pointer_rd.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/pointer_rd.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv/src/mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mxv/src/mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "src/mxv/src/mux_2_1.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/mux_2_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparison.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/comparison.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparison " "Found entity 1: comparison" {  } { { "src/comparison.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/comparison.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart/uart_tx.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rx RX TOP_uart.sv(12) " "Verilog HDL Declaration information at TOP_uart.sv(12): object \"rx\" differs only in case from object \"RX\" in the same scope" {  } { { "src/uart/TOP_uart.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/TOP_uart.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558247017545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX TOP_uart.sv(14) " "Verilog HDL Declaration information at TOP_uart.sv(14): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "src/uart/TOP_uart.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/TOP_uart.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558247017546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/top_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/top_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_uart " "Found entity 1: TOP_uart" {  } { { "src/uart/TOP_uart.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/uart/TOP_uart.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrl_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ctrl_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_top " "Found entity 1: ctrl_top" {  } { { "src/ctrl_top.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fifo_result FIFO_RESULT top_mxv.sv(30) " "Verilog HDL Declaration information at top_mxv.sv(30): object \"fifo_result\" differs only in case from object \"FIFO_RESULT\" in the same scope" {  } { { "src/mxv/src/top_mxv.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/top_mxv.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558247017553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv/src/top_mxv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mxv/src/top_mxv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mxv " "Found entity 1: top_mxv" {  } { { "src/mxv/src/top_mxv.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv/src/top_mxv.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_mxv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_mxv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_MxV " "Found entity 1: TB_MxV" {  } { { "tb/TB_MxV.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/tb/TB_MxV.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_full_mxv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_full_mxv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_full_mxv " "Found entity 1: top_full_mxv" {  } { { "src/top_full_mxv.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/top_full_mxv.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/fifo_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/fifo/src/fifo_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_pkg (SystemVerilog) " "Found design unit 1: fifo_pkg (SystemVerilog)" {  } { { "src/fifo/src/fifo_pkg.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/fifo_pkg.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/ram_dc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/ram_dc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dc " "Found entity 1: ram_dc" {  } { { "src/fifo/src/ram_dc.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/ram_dc.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mxv_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/mxv_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mxv_pkg (SystemVerilog) " "Found design unit 1: mxv_pkg (SystemVerilog)" {  } { { "src/mxv_pkg.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/mxv_pkg.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo/src/top_fifo_ram_dc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo/src/top_fifo_ram_dc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_fifo_ram_dc " "Found entity 1: TOP_fifo_ram_dc" {  } { { "src/fifo/src/TOP_fifo_ram_dc.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/fifo/src/TOP_fifo_ram_dc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558247017576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_full_mxv " "Elaborating entity \"top_full_mxv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558247017673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_top ctrl_top:CONTROL " "Elaborating entity \"ctrl_top\" for hierarchy \"ctrl_top:CONTROL\"" {  } { { "src/top_full_mxv.sv" "CONTROL" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/top_full_mxv.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8 ctrl_top:CONTROL\|register_8:REG_DATA " "Elaborating entity \"register_8\" for hierarchy \"ctrl_top:CONTROL\|register_8:REG_DATA\"" {  } { { "src/ctrl_top.sv" "REG_DATA" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ctrl_top:CONTROL\|register:REG_RCV " "Elaborating entity \"register\" for hierarchy \"ctrl_top:CONTROL\|register:REG_RCV\"" {  } { { "src/ctrl_top.sv" "REG_RCV" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii2hex ctrl_top:CONTROL\|ascii2hex:ASCII_2_HEX " "Elaborating entity \"ascii2hex\" for hierarchy \"ctrl_top:CONTROL\|ascii2hex:ASCII_2_HEX\"" {  } { { "src/ctrl_top.sv" "ASCII_2_HEX" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ascii2hex.sv(15) " "Verilog HDL assignment warning at ascii2hex.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "src/ascii2hex.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ascii2hex.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017736 "|top_full_mxv|ctrl_top:CONTROL|ascii2hex:ASCII_2_HEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ascii2hex.sv(18) " "Verilog HDL assignment warning at ascii2hex.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "src/ascii2hex.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ascii2hex.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017737 "|top_full_mxv|ctrl_top:CONTROL|ascii2hex:ASCII_2_HEX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2dec ctrl_top:CONTROL\|hex2dec:HEX_2_DEC " "Elaborating entity \"hex2dec\" for hierarchy \"ctrl_top:CONTROL\|hex2dec:HEX_2_DEC\"" {  } { { "src/ctrl_top.sv" "HEX_2_DEC" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017738 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "hex2dec.sv(35) " "Verilog HDL warning at hex2dec.sv(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "src/hex2dec.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/hex2dec.sv" 35 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1558247017740 "|top_full_mxv|ctrl_top:CONTROL|hex2dec:HEX_2_DEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control ctrl_top:CONTROL\|control:CTRL " "Elaborating entity \"control\" for hierarchy \"ctrl_top:CONTROL\|control:CTRL\"" {  } { { "src/ctrl_top.sv" "CTRL" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 control.sv(44) " "Verilog HDL assignment warning at control.sv(44): truncated value with size 9 to match size of target (3)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017784 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(523) " "Verilog HDL assignment warning at control.sv(523): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017821 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(549) " "Verilog HDL assignment warning at control.sv(549): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017822 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 control.sv(564) " "Verilog HDL assignment warning at control.sv(564): truncated value with size 9 to match size of target (4)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017822 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(575) " "Verilog HDL assignment warning at control.sv(575): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017822 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(601) " "Verilog HDL assignment warning at control.sv(601): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017823 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 control.sv(615) " "Verilog HDL assignment warning at control.sv(615): truncated value with size 9 to match size of target (3)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017823 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(627) " "Verilog HDL assignment warning at control.sv(627): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017823 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(653) " "Verilog HDL assignment warning at control.sv(653): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017824 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 control.sv(666) " "Verilog HDL assignment warning at control.sv(666): truncated value with size 9 to match size of target (3)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017824 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 control.sv(668) " "Verilog HDL assignment warning at control.sv(668): truncated value with size 9 to match size of target (4)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017824 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(679) " "Verilog HDL assignment warning at control.sv(679): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017824 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(705) " "Verilog HDL assignment warning at control.sv(705): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017825 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(733) " "Verilog HDL assignment warning at control.sv(733): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017825 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(761) " "Verilog HDL assignment warning at control.sv(761): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017826 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(787) " "Verilog HDL assignment warning at control.sv(787): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017826 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(814) " "Verilog HDL assignment warning at control.sv(814): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017827 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(840) " "Verilog HDL assignment warning at control.sv(840): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017827 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(867) " "Verilog HDL assignment warning at control.sv(867): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017828 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(893) " "Verilog HDL assignment warning at control.sv(893): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017828 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(920) " "Verilog HDL assignment warning at control.sv(920): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017829 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(946) " "Verilog HDL assignment warning at control.sv(946): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017829 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(973) " "Verilog HDL assignment warning at control.sv(973): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017830 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(999) " "Verilog HDL assignment warning at control.sv(999): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017831 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1026) " "Verilog HDL assignment warning at control.sv(1026): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017831 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1052) " "Verilog HDL assignment warning at control.sv(1052): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017832 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1079) " "Verilog HDL assignment warning at control.sv(1079): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017832 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1105) " "Verilog HDL assignment warning at control.sv(1105): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017833 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1128) " "Verilog HDL assignment warning at control.sv(1128): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017833 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1154) " "Verilog HDL assignment warning at control.sv(1154): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017834 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1181) " "Verilog HDL assignment warning at control.sv(1181): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017834 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1207) " "Verilog HDL assignment warning at control.sv(1207): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017835 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control.sv(1233) " "Verilog HDL assignment warning at control.sv(1233): truncated value with size 8 to match size of target (2)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017835 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n control.sv(508) " "Verilog HDL Always Construct warning at control.sv(508): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017836 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "command control.sv(508) " "Verilog HDL Always Construct warning at control.sv(508): inferring latch(es) for variable \"command\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017836 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame_size control.sv(508) " "Verilog HDL Always Construct warning at control.sv(508): inferring latch(es) for variable \"frame_size\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017836 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ena_proc_a control.sv(508) " "Verilog HDL Always Construct warning at control.sv(508): inferring latch(es) for variable \"ena_proc_a\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017836 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ena_proc_b control.sv(508) " "Verilog HDL Always Construct warning at control.sv(508): inferring latch(es) for variable \"ena_proc_b\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017837 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ena_proc_c control.sv(508) " "Verilog HDL Always Construct warning at control.sv(508): inferring latch(es) for variable \"ena_proc_c\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017837 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ena_proc_d control.sv(508) " "Verilog HDL Always Construct warning at control.sv(508): inferring latch(es) for variable \"ena_proc_d\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017837 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_proc_d control.sv(508) " "Inferred latch for \"ena_proc_d\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_proc_c control.sv(508) " "Inferred latch for \"ena_proc_c\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_proc_b control.sv(508) " "Inferred latch for \"ena_proc_b\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena_proc_a control.sv(508) " "Inferred latch for \"ena_proc_a\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame_size\[0\] control.sv(508) " "Inferred latch for \"frame_size\[0\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame_size\[1\] control.sv(508) " "Inferred latch for \"frame_size\[1\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame_size\[2\] control.sv(508) " "Inferred latch for \"frame_size\[2\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame_size\[3\] control.sv(508) " "Inferred latch for \"frame_size\[3\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[0\] control.sv(508) " "Inferred latch for \"command\[0\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[1\] control.sv(508) " "Inferred latch for \"command\[1\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017839 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[2\] control.sv(508) " "Inferred latch for \"command\[2\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017840 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] control.sv(508) " "Inferred latch for \"n\[0\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017840 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] control.sv(508) " "Inferred latch for \"n\[1\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017840 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] control.sv(508) " "Inferred latch for \"n\[2\]\" at control.sv(508)" {  } { { "src/control.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/control.sv" 508 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017840 "|top_full_mxv|ctrl_top:CONTROL|control:CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ctrl ctrl_top:CONTROL\|counter_ctrl:COUNTER_VAL " "Elaborating entity \"counter_ctrl\" for hierarchy \"ctrl_top:CONTROL\|counter_ctrl:COUNTER_VAL\"" {  } { { "src/ctrl_top.sv" "COUNTER_VAL" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter_ctrl.sv(24) " "Verilog HDL assignment warning at counter_ctrl.sv(24): truncated value with size 32 to match size of target (7)" {  } { { "src/counter_ctrl.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/counter_ctrl.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017860 "|top_full_mxv|ctrl_top:CONTROL|counter_ctrl:COUNTER_VAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_command ctrl_top:CONTROL\|counter_command:COUNTER_COMM " "Elaborating entity \"counter_command\" for hierarchy \"ctrl_top:CONTROL\|counter_command:COUNTER_COMM\"" {  } { { "src/ctrl_top.sv" "COUNTER_COMM" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter_command.sv(27) " "Verilog HDL assignment warning at counter_command.sv(27): truncated value with size 32 to match size of target (7)" {  } { { "src/counter_command.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/counter_command.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558247017870 "|top_full_mxv|ctrl_top:CONTROL|counter_command:COUNTER_COMM"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "counter_command.sv(35) " "Verilog HDL Conditional Statement error at counter_command.sv(35): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/counter_command.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/counter_command.sv" 35 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558247017871 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ctrl_top:CONTROL\|counter_command:COUNTER_COMM " "Can't elaborate user hierarchy \"ctrl_top:CONTROL\|counter_command:COUNTER_COMM\"" {  } { { "src/ctrl_top.sv" "COUNTER_COMM" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/src/ctrl_top.sv" 130 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558247017872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/output_files/PR_3.map.smsg " "Generated suppressed messages file C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/DV_GIT/PR_3/output_files/PR_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247017992 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 46 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558247018048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 19 01:23:38 2019 " "Processing ended: Sun May 19 01:23:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558247018048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558247018048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558247018048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558247018048 ""}
