

================================================================
== Vivado HLS Report for 'filtep'
================================================================
* Date:           Sat May 27 13:50:59 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 6.68ns
ST_1: al2_read (5)  [1/1] 0.00ns
:0  %al2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %al2) nounwind

ST_1: rlt2_read (6)  [1/1] 0.00ns
:1  %rlt2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rlt2) nounwind

ST_1: al1_read (7)  [1/1] 0.00ns
:2  %al1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %al1) nounwind

ST_1: rlt1_read (8)  [1/1] 0.00ns
:3  %rlt1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rlt1) nounwind

ST_1: tmp (9)  [1/1] 0.00ns  loc: adpcm.c:464
:4  %tmp = shl i32 %rlt1_read, 1

ST_1: pl_cast (10)  [1/1] 0.00ns  loc: adpcm.c:464
:5  %pl_cast = sext i32 %tmp to i47

ST_1: tmp_cast (11)  [1/1] 0.00ns  loc: adpcm.c:465
:6  %tmp_cast = sext i32 %al1_read to i47

ST_1: pl (12)  [6/6] 6.68ns  loc: adpcm.c:465
:7  %pl = mul i47 %pl_cast, %tmp_cast

ST_1: tmp_26 (13)  [1/1] 0.00ns  loc: adpcm.c:466
:8  %tmp_26 = shl i32 %rlt2_read, 1

ST_1: pl2_cast (14)  [1/1] 0.00ns  loc: adpcm.c:466
:9  %pl2_cast = sext i32 %tmp_26 to i47

ST_1: tmp_56_cast (15)  [1/1] 0.00ns  loc: adpcm.c:467
:10  %tmp_56_cast = sext i32 %al2_read to i47

ST_1: tmp_s (16)  [6/6] 6.68ns  loc: adpcm.c:467
:11  %tmp_s = mul i47 %pl2_cast, %tmp_56_cast


 <State 2>: 6.68ns
ST_2: pl (12)  [5/6] 6.68ns  loc: adpcm.c:465
:7  %pl = mul i47 %pl_cast, %tmp_cast

ST_2: tmp_s (16)  [5/6] 6.68ns  loc: adpcm.c:467
:11  %tmp_s = mul i47 %pl2_cast, %tmp_56_cast


 <State 3>: 6.68ns
ST_3: pl (12)  [4/6] 6.68ns  loc: adpcm.c:465
:7  %pl = mul i47 %pl_cast, %tmp_cast

ST_3: tmp_s (16)  [4/6] 6.68ns  loc: adpcm.c:467
:11  %tmp_s = mul i47 %pl2_cast, %tmp_56_cast


 <State 4>: 6.68ns
ST_4: pl (12)  [3/6] 6.68ns  loc: adpcm.c:465
:7  %pl = mul i47 %pl_cast, %tmp_cast

ST_4: tmp_s (16)  [3/6] 6.68ns  loc: adpcm.c:467
:11  %tmp_s = mul i47 %pl2_cast, %tmp_56_cast


 <State 5>: 6.68ns
ST_5: pl (12)  [2/6] 6.68ns  loc: adpcm.c:465
:7  %pl = mul i47 %pl_cast, %tmp_cast

ST_5: tmp_s (16)  [2/6] 6.68ns  loc: adpcm.c:467
:11  %tmp_s = mul i47 %pl2_cast, %tmp_56_cast


 <State 6>: 6.68ns
ST_6: pl (12)  [1/6] 6.68ns  loc: adpcm.c:465
:7  %pl = mul i47 %pl_cast, %tmp_cast

ST_6: tmp_s (16)  [1/6] 6.68ns  loc: adpcm.c:467
:11  %tmp_s = mul i47 %pl2_cast, %tmp_56_cast


 <State 7>: 2.87ns
ST_7: pl_1 (17)  [1/1] 2.87ns  loc: adpcm.c:467
:12  %pl_1 = add i47 %pl, %tmp_s

ST_7: tmp_38 (18)  [1/1] 0.00ns  loc: adpcm.c:468
:13  %tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %pl_1, i32 15, i32 46)

ST_7: StgValue_32 (19)  [1/1] 0.00ns  loc: adpcm.c:468
:14  ret i32 %tmp_38



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.68ns
The critical path consists of the following:
	wire read on port 'al2' [5]  (0 ns)
	'mul' operation ('tmp_s', adpcm.c:467) [16]  (6.68 ns)

 <State 2>: 6.68ns
The critical path consists of the following:
	'mul' operation ('pl', adpcm.c:465) [12]  (6.68 ns)

 <State 3>: 6.68ns
The critical path consists of the following:
	'mul' operation ('pl', adpcm.c:465) [12]  (6.68 ns)

 <State 4>: 6.68ns
The critical path consists of the following:
	'mul' operation ('pl', adpcm.c:465) [12]  (6.68 ns)

 <State 5>: 6.68ns
The critical path consists of the following:
	'mul' operation ('pl', adpcm.c:465) [12]  (6.68 ns)

 <State 6>: 6.68ns
The critical path consists of the following:
	'mul' operation ('pl', adpcm.c:465) [12]  (6.68 ns)

 <State 7>: 2.87ns
The critical path consists of the following:
	'add' operation ('pl', adpcm.c:467) [17]  (2.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
