// Seed: 3313286148
module module_0;
  always disable id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_12;
  always @(*) begin : LABEL_0
    if (id_10) id_12 <= 1;
    else if (1) id_2 <= 1;
  end
  module_0 modCall_1 ();
  uwire id_13;
  always @(1, posedge id_13 == id_3) while (id_13) $display(id_9, id_11);
  wire id_14;
  wire id_15;
endmodule
