parent	,	V_2
clk_register	,	F_25
mult	,	V_4
enable_reg	,	V_6
pllc2_enable	,	F_9
sh_clk_div6_reparent_register	,	F_28
PLLC01CR	,	V_5
CPUFREQ_TABLE_END	,	V_11
div6_clks	,	V_37
frequency	,	V_9
FRQCRB	,	V_23
u32	,	T_1
clk_reparent	,	F_16
sh_clk_div6_register	,	F_27
pllc2_set_parent	,	F_15
freq_table	,	V_13
pllc2_table_rebuild	,	F_4
div6_reparent_clks	,	V_39
div4_kick	,	F_17
parent_num	,	V_21
ARRAY_SIZE	,	F_5
ret	,	V_19
DIV6_REPARENT_NR	,	V_40
mapping	,	V_24
clk	,	V_1
fsidiv_recalc	,	F_18
MSTP_NR	,	V_42
index	,	V_10
EIO	,	V_26
mstp_clks	,	V_41
parent_table	,	V_20
DIV4_NR	,	V_35
div4_table	,	V_36
panic	,	F_32
ETIMEDOUT	,	V_15
sh_clk_div4_register	,	F_26
clk_init	,	F_31
__func__	,	V_14
pllc01_recalc	,	F_2
clkdev_add_table	,	F_30
clk_rate_table_round	,	F_8
pr_err	,	F_11
sh_clk_mstp32_register	,	F_29
sh7372_clock_init	,	F_24
fsidiv_round_rate	,	F_19
fsidiv_disable	,	F_21
idx	,	V_17
PLLC2CR	,	V_12
ENODEV	,	V_22
late_main_clks	,	V_43
fsidiv_enable	,	F_22
DIV6_NR	,	V_38
"%s(): timeout!\n"	,	L_1
rate	,	V_3
__raw_writel	,	F_10
main_clks	,	V_33
div4_clks	,	V_34
clk_rate_div_range_round	,	F_20
clk_rate_table_find	,	F_14
fsidiv_set_rate	,	F_23
__raw_readl	,	F_3
value	,	V_16
lookups	,	V_44
"failed to setup sh7372 clocks\n"	,	L_2
pllc2_freq_table	,	V_8
RMSTPCR2	,	V_30
i	,	V_7
RMSTPCR1	,	V_29
pllc2_round_rate	,	F_7
RMSTPCR0	,	V_28
k	,	V_27
pllc2_set_rate	,	F_13
EINVAL	,	V_18
RMSTPCR4	,	V_32
div2_recalc	,	F_1
RMSTPCR3	,	V_31
__init	,	T_2
pllc2_disable	,	F_12
pllc2_recalc	,	F_6
base	,	V_25
