Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 29 18:00:03 2021
| Host              : user-Spin-SP314-54N running 64-bit Linux Mint 20.1
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.372        0.000                      0               107255        0.010        0.000                      0               107255        3.500        0.000                       0                 48880  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.372        0.000                      0               107255        0.010        0.000                      0               107255        3.500        0.000                       0                 48880  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_151_fu_1156_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 2.710ns (36.901%)  route 4.634ns (63.099%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 12.016 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.736ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.389     9.617    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X40Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_151_fu_1156_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.849    12.016    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_151_fu_1156_reg[27]/C
                         clock pessimism              0.122    12.138    
                         clock uncertainty           -0.176    11.962    
    SLICE_X40Y34         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    11.989    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_151_fu_1156_reg[27]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_152_fu_1160_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.710ns (37.364%)  route 4.543ns (62.636%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 12.016 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.736ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.298     9.526    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X40Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_152_fu_1160_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.849    12.016    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_152_fu_1160_reg[27]/C
                         clock pessimism              0.122    12.138    
                         clock uncertainty           -0.176    11.962    
    SLICE_X40Y34         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.989    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_152_fu_1160_reg[27]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_150_fu_1152_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.710ns (37.939%)  route 4.433ns (62.061%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 12.016 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.736ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.188     9.416    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X40Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_150_fu_1152_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.849    12.016    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_150_fu_1152_reg[27]/C
                         clock pessimism              0.122    12.138    
                         clock uncertainty           -0.176    11.962    
    SLICE_X40Y34         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    11.989    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_150_fu_1152_reg[27]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_145_fu_1132_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.710ns (38.030%)  route 4.416ns (61.970%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 12.011 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.736ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.171     9.399    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X41Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_145_fu_1132_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.844    12.011    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_145_fu_1132_reg[27]/C
                         clock pessimism              0.122    12.133    
                         clock uncertainty           -0.176    11.957    
    SLICE_X41Y34         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.984    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_145_fu_1132_reg[27]
  -------------------------------------------------------------------
                         required time                         11.984    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_146_fu_1136_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 2.710ns (38.105%)  route 4.402ns (61.895%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 12.015 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.736ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.157     9.385    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X41Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_146_fu_1136_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.848    12.015    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_146_fu_1136_reg[27]/C
                         clock pessimism              0.122    12.137    
                         clock uncertainty           -0.176    11.961    
    SLICE_X41Y34         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    11.988    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_146_fu_1136_reg[27]
  -------------------------------------------------------------------
                         required time                         11.988    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_109_fu_988_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 2.710ns (38.298%)  route 4.366ns (61.702%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 12.029 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.736ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.121     9.349    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X43Y39         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_109_fu_988_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.862    12.029    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X43Y39         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_109_fu_988_reg[27]/C
                         clock pessimism              0.122    12.151    
                         clock uncertainty           -0.176    11.975    
    SLICE_X43Y39         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    12.002    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_109_fu_988_reg[27]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_122_fu_1040_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 2.710ns (38.516%)  route 4.326ns (61.484%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 12.028 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.736ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.081     9.309    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X47Y36         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_122_fu_1040_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.861    12.028    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X47Y36         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_122_fu_1040_reg[27]/C
                         clock pessimism              0.122    12.150    
                         clock uncertainty           -0.176    11.974    
    SLICE_X47Y36         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    12.001    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_122_fu_1040_reg[27]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_148_fu_1144_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 2.710ns (38.670%)  route 4.298ns (61.330%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.736ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.053     9.281    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X42Y33         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_148_fu_1144_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.840    12.007    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_148_fu_1144_reg[27]/C
                         clock pessimism              0.122    12.129    
                         clock uncertainty           -0.176    11.953    
    SLICE_X42Y33         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.980    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_148_fu_1144_reg[27]
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_147_fu_1140_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.710ns (38.676%)  route 4.297ns (61.324%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.736ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.052     9.280    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X42Y33         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_147_fu_1140_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.840    12.007    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_147_fu_1140_reg[27]/C
                         clock pessimism              0.122    12.129    
                         clock uncertainty           -0.176    11.953    
    SLICE_X42Y33         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    11.980    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_147_fu_1140_reg[27]
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_144_fu_1128_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 2.710ns (38.731%)  route 4.287ns (61.269%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 12.011 - 10.000 ) 
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.814ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.736ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.066     2.273    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.270     3.543 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.578    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_51_n_103
    RAMB36_X2Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     3.798 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52/CASDOUTA[0]
                         net (fo=1, routed)           0.035     3.833    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_52_n_103
    RAMB36_X2Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.053 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.088    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_53_n_103
    RAMB36_X2Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.308 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.343    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_54_n_103
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.563 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.598    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_55_n_103
    RAMB36_X2Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     4.818 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56/CASDOUTA[0]
                         net (fo=1, routed)           0.035     4.853    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_56_n_103
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.220     5.073 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57/CASDOUTA[0]
                         net (fo=1, routed)           0.035     5.108    design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_57_n_103
    RAMB36_X2Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     5.228 r  design_1_i/MLP_1_0/inst/hidden1_matrix_U/MLP_1_hidden1_matdEe_ram_U/ram_reg_bram_58/DOUTADOUT[0]
                         net (fo=256, routed)         4.042     9.270    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_2_fu_560_reg[31]_0[27]
    SLICE_X41Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_144_fu_1128_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.844    12.011    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/ap_clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_144_fu_1128_reg[27]/C
                         clock pessimism              0.122    12.133    
                         clock uncertainty           -0.176    11.957    
    SLICE_X41Y34         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    11.984    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/a_int_255_144_fu_1128_reg[27]
  -------------------------------------------------------------------
                         required time                         11.984    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  2.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/din1_buf1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.071ns (41.765%)  route 0.099ns (58.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.675ns (routing 0.736ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.814ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.675     1.842    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/ap_clk
    SLICE_X23Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/din1_buf1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.913 r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/din1_buf1_reg[31]/Q
                         net (fo=2, routed)           0.099     2.012    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/s_axis_b_tdata[0]
    SLICE_X24Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.913     2.120    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/aclk
    SLICE_X24Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.171     1.949    
    SLICE_X24Y90         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     2.002    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.043%)  route 0.114ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.791ns (routing 0.736ns, distribution 1.055ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.814ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.791     1.958    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X8Y120         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     2.028 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/Q
                         net (fo=2, routed)           0.114     2.142    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[18]
    SLICE_X10Y120        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.046     2.253    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X10Y120        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]/C
                         clock pessimism             -0.174     2.079    
    SLICE_X10Y120        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.132    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_51/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.073ns (39.037%)  route 0.114ns (60.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      1.800ns (routing 0.736ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.814ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.800     1.967    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X2Y120         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1089]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     2.040 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1089]/Q
                         net (fo=1, routed)           0.114     2.154    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_51/DIE0
    SLICE_X1Y120         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_51/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.108     2.315    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_51/WCLK
    SLICE_X1Y120         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_51/RAME/CLK
                         clock pessimism             -0.252     2.063    
    SLICE_X1Y120         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     2.144    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_51/RAME
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/MLP_1_0/inst/reg_1338_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.069ns (40.351%)  route 0.102ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.751ns (routing 0.736ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.814ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.751     1.918    design_1_i/MLP_1_0/inst/ap_clk
    SLICE_X35Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/reg_1338_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.987 r  design_1_i/MLP_1_0/inst/reg_1338_reg[18]/Q
                         net (fo=1, routed)           0.102     2.089    design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/Q[18]
    SLICE_X36Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.992     2.199    design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/ap_clk
    SLICE_X36Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[18]/C
                         clock pessimism             -0.176     2.023    
    SLICE_X36Y90         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.078    design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/MLP_1_0/inst/reg_1338_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.070ns (41.176%)  route 0.100ns (58.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.747ns (routing 0.736ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.814ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.747     1.914    design_1_i/MLP_1_0/inst/ap_clk
    SLICE_X35Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/reg_1338_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.984 r  design_1_i/MLP_1_0/inst/reg_1338_reg[6]/Q
                         net (fo=1, routed)           0.100     2.084    design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/Q[6]
    SLICE_X36Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.987     2.194    design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/ap_clk
    SLICE_X36Y90         FDRE                                         r  design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[6]/C
                         clock pessimism             -0.176     2.018    
    SLICE_X36Y90         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.073    design_1_i/MLP_1_0/inst/MLP_1_fmul_32ns_3cud_U20/din0_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.072ns (27.273%)  route 0.192ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.794ns (routing 0.736ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.814ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.794     1.961    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y127         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.033 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/Q
                         net (fo=1, routed)           0.192     2.225    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIA0
    SLICE_X5Y127         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.102     2.309    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y127         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
                         clock pessimism             -0.174     2.135    
    SLICE_X5Y127         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     2.214    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.072ns (30.252%)  route 0.166ns (69.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.804ns (routing 0.736ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.814ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.804     1.971    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y121         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     2.043 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]/Q
                         net (fo=1, routed)           0.166     2.209    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/DIB0
    SLICE_X4Y123         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       2.083     2.290    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X4Y123         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/CLK
                         clock pessimism             -0.174     2.116    
    SLICE_X4Y123         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.198    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/MLP_1_0/inst/reg_1324_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/MLP_1_fcmp_32ns_3ibs_U22/din0_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.070ns (41.420%)  route 0.099ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.685ns (routing 0.736ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.814ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.685     1.852    design_1_i/MLP_1_0/inst/ap_clk
    SLICE_X27Y103        FDRE                                         r  design_1_i/MLP_1_0/inst/reg_1324_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.922 r  design_1_i/MLP_1_0/inst/reg_1324_reg[23]/Q
                         net (fo=9, routed)           0.099     2.021    design_1_i/MLP_1_0/inst/MLP_1_fcmp_32ns_3ibs_U22/din0_buf1_reg[31]_0[23]
    SLICE_X28Y103        FDRE                                         r  design_1_i/MLP_1_0/inst/MLP_1_fcmp_32ns_3ibs_U22/din0_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.920     2.127    design_1_i/MLP_1_0/inst/MLP_1_fcmp_32ns_3ibs_U22/ap_clk
    SLICE_X28Y103        FDRE                                         r  design_1_i/MLP_1_0/inst/MLP_1_fcmp_32ns_3ibs_U22/din0_buf1_reg[23]/C
                         clock pessimism             -0.171     1.956    
    SLICE_X28Y103        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     2.009    design_1_i/MLP_1_0/inst/MLP_1_fcmp_32ns_3ibs_U22/din0_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/din1_buf1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.070ns (43.478%)  route 0.091ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.748ns (routing 0.736ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.814ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.748     1.915    design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/ap_clk
    SLICE_X32Y113        FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/din1_buf1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.985 r  design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/din1_buf1_reg[19]/Q
                         net (fo=4, routed)           0.091     2.076    design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[19]
    SLICE_X30Y113        FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.980     2.187    design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X30Y113        FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.176     2.011    
    SLICE_X30Y113        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     2.064    design_1_i/MLP_1_0/inst/grp_dot_product_fu_1271/MLP_1_fadd_32ns_3bkb_U13/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.069ns (43.671%)  route 0.089ns (56.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.683ns (routing 0.736ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.814ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.683     1.850    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/ap_clk
    SLICE_X24Y88         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.919 r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/din1_buf1_reg[15]/Q
                         net (fo=4, routed)           0.089     2.008    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[15]
    SLICE_X22Y88         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=49012, routed)       1.907     2.114    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X22Y88         FDRE                                         r  design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.171     1.943    
    SLICE_X22Y88         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     1.996    design_1_i/MLP_1_0/inst/grp_dot_product_2_fu_1255/MLP_1_fadd_32ns_3bkb_U1/MLP_1_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y43  design_1_i/MLP_1_0/inst/hidden2_bias_U/MLP_1_inputs_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y43  design_1_i/MLP_1_0/inst/hidden2_bias_U/MLP_1_inputs_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y44  design_1_i/MLP_1_0/inst/hidden1_U/MLP_1_inputs_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y44  design_1_i/MLP_1_0/inst/hidden1_U/MLP_1_inputs_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y39  design_1_i/MLP_1_0/inst/inputs_U/MLP_1_inputs_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y39  design_1_i/MLP_1_0/inst/inputs_U/MLP_1_inputs_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y42  design_1_i/MLP_1_0/inst/hidden1_bias_U/MLP_1_inputs_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y95   design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y89   design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y89   design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X4Y89   design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    PS8/SAXIGP6WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP6WCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y103  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y103  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y103  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y103  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMF/CLK



