import numpy as np

from math import log2

from multi_input import MultiInput
from lif_neuron import LIFneuron
from rom import Rom
from addr_converter import AddrConverter
from testbench import Testbench
from spiker_pkg import SpikerPackage
from vhdl import track_signals, debug_component, sub_components, write_file_all
from utils import ceil_pow2, random_binary, int_to_hex, int_to_bin, \
	fixed_point_array

import path_config
from vhdl_block import VHDLblock
from if_statement import If


class LIFlayer(VHDLblock):

	def __init__(self, n_cycles = 10, w_exc = np.array([[0.2, 0.3]]), w_inh
			= np.array([[-0.1, -0.2]]), v_th = np.array([8]),
			v_reset = np.array([2]), bitwidth = 16, fp_decimals =
			0, w_inh_bw = 5, w_exc_bw = 5, shift = 10, debug =
			False, debug_list = []):

		self.n_neurons		= w_exc.shape[0]
		self.n_exc_inputs 	= w_exc.shape[1]
		self.n_inh_inputs 	= w_inh.shape[1]
		self.n_cycles		= n_cycles

		self.name = "layer_" + str(self.n_neurons)

		self.exc_cnt_bitwidth = int(log2(ceil_pow2(self.n_exc_inputs)))
		self.inh_cnt_bitwidth = int(log2(ceil_pow2(self.n_inh_inputs)))
		self.cycles_cnt_bitwidth = int(log2(ceil_pow2(
			self.n_cycles+1))) + 1

		self.bitwidth 		= bitwidth
		self.fp_decimals	= fp_decimals
		self.w_exc_bw		= w_exc_bw
		self.w_inh_bw		= w_inh_bw
		self.shift		= shift

		self.w_exc		= w_exc
		self.w_inh		= w_inh
		self.v_th		= fixed_point_array(v_th, bitwidth,
					fp_decimals)
		self.v_reset		= fixed_point_array(v_reset, bitwidth,
					fp_decimals)


		self.spiker_pkg = SpikerPackage()

		self.multi_input = MultiInput(
			n_exc_inputs = self.n_exc_inputs,
			n_inh_inputs = self.n_inh_inputs,
			debug = debug,
			debug_list = debug_list
		)

		self.lif_neuron = LIFneuron(
			bitwidth = bitwidth,
			w_inh_bw = w_inh_bw,
			w_exc_bw = w_exc_bw,
			shift = shift,
			debug = debug,
			debug_list = debug_list
		)

		self.exc_mem = Rom(
			init_array 	= w_exc,
			bitwidth 	= w_exc_bw,
			fp_decimals	= fp_decimals,
			name_term 	= "_exc"
		) 

		self.inh_mem = Rom(
			init_array 	= w_inh,
			bitwidth 	= w_inh_bw,
			fp_decimals	= fp_decimals,
			name_term 	= "_inh"
		) 

		self.addr_converter = AddrConverter(
			bitwidth	= self.exc_cnt_bitwidth
		)

		self.components = sub_components(self)

		super().__init__(entity_name = self.name)
		self.vhdl(debug = debug, debug_list = debug_list)


	def vhdl(self, debug = False, debug_list = []):

		# Libraries and packages
		self.library.add("ieee")
		self.library["ieee"].package.add("std_logic_1164")
		self.library["ieee"].package.add("numeric_std")

		self.library.add("work")
		self.library["work"].package.add("spiker_pkg")
				

		# Generics
		self.entity.generic.add(
			name		= "n_exc_inputs", 
			gen_type	= "integer",
			value		= str(self.n_exc_inputs))
		self.entity.generic.add(
			name		= "n_inh_inputs", 
			gen_type	= "integer",
			value		= str(self.n_inh_inputs))
		self.entity.generic.add(
			name		= "n_cycles", 
			gen_type	= "integer",
			value		= str(self.n_cycles))
		self.entity.generic.add(
			name		= "exc_cnt_bitwidth", 
			gen_type	= "integer",
			value		= str(self.exc_cnt_bitwidth))
		self.entity.generic.add(
			name		= "inh_cnt_bitwidth", 
			gen_type	= "integer",
			value		= str(self.inh_cnt_bitwidth))
		self.entity.generic.add(
			name		= "cycles_cnt_bitwidth", 
			gen_type	= "integer",
			value		= str(self.cycles_cnt_bitwidth))
		self.entity.generic.add(
			name		= "neuron_bit_width", 
			gen_type	= "integer",
			value		= str(self.bitwidth))


		if self.w_inh_bw < self.bitwidth:
			self.entity.generic.add(
				name		= "inh_weights_bit_width",
				gen_type	= "integer",
				value		= str(
					self.w_inh_bw))

		if self.w_exc_bw < self.bitwidth:
			self.entity.generic.add(
				name		= "exc_weights_bit_width",
				gen_type	= "integer",
				value		= str(
					self.w_exc_bw))

		self.entity.generic.add(
			name		= "shift",
			gen_type	= "integer",
			value		= str(self.shift))


		# Input controls
		self.entity.port.add(
			name 		= "clk", 
			direction	= "in", 
			port_type	= "std_logic")

		self.entity.port.add(
			name 		= "rst_n", 
			direction	= "in", 
			port_type	= "std_logic")

		self.entity.port.add(
			name 		= "start", 
			direction	= "in",
			port_type	= "std_logic")

		self.entity.port.add(
			name 		= "restart", 
			direction	= "in",
			port_type	= "std_logic")

		# Input spikes
		self.entity.port.add(
			name 		= "exc_spikes", 
			direction	= "in",
			port_type	= "std_logic_vector(n_exc_inputs-1 " 
						"downto 0)")
		self.entity.port.add(
			name 		= "inh_spikes", 
			direction	= "in",
			port_type	= "std_logic_vector(n_inh_inputs-1 " 
						"downto 0)")

		# Output
		self.entity.port.add(
			name 		= "ready", 
			direction	= "out",
			port_type	= "std_logic")

		self.entity.port.add(
			name 		= "out_spikes",
			direction	= "out",
			port_type	= "std_logic_vector(" +
					str(self.n_neurons-1) + " downto 0)")

		hex_width = int(log2(ceil_pow2(self.n_neurons)) // 4)
		if hex_width == 0:
			hex_width = 1

		# Input parameters
		for i in range(self.n_neurons):
			self.architecture.constant.add(
				name 		= "v_th_" + int_to_hex(i,
						hex_width),
				const_type	= "signed(neuron_bit_width-1 "
						"downto 0)",
				value		= "\"" + int_to_bin(
						self.v_th[i],self.bitwidth) +
						"\""
			)

			self.architecture.constant.add(
				name 		= "v_reset_" + int_to_hex(i,
						hex_width),
				const_type	= "signed(neuron_bit_width-1 "
						"downto 0)",
				value		= "\"" + int_to_bin(
						self.v_reset[i],self.bitwidth) +
						"\""
			)

		# Signals
		self.architecture.signal.add(
			name 		= "start_neurons", 
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "neurons_restart", 
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "neurons_ready",
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "exc",
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "inh",
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "exc",
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "inh",
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "exc_spike",
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "inh_spike",
			signal_type	= "std_logic")

		self.architecture.signal.add(
			name 		= "exc_cnt", 
			signal_type	= "std_logic_vector("
						"exc_cnt_bitwidth - 1 "
						"downto 0)")
		self.architecture.signal.add(
			name 		= "inh_cnt", 
			signal_type	= "std_logic_vector("
						"inh_cnt_bitwidth - 1 "
						"downto 0)")

		self.architecture.signal.add(
			name		= "exc_addr",
			signal_type	= "std_logic_vector("
						"exc_cnt_bitwidth - 1 "
						"downto 0)"
		)

		self.architecture.signal.add(
			name		= "inh_addr",
			signal_type	= "std_logic_vector("
						"inh_cnt_bitwidth - 1 "
						"downto 0)"
		)
		self.architecture.signal.add(
			name		= "neuron_restart",
			signal_type	= "std_logic"
		)


		for i in range(self.n_neurons):

			hex_index = int_to_hex(i, hex_width)

			self.architecture.signal.add(
				name 		= "neuron_ready_" + hex_index,
				signal_type	= "std_logic")


			if self.w_inh_bw < self.bitwidth:
				self.architecture.signal.add(
					name 		= "inh_weight_" +
							int_to_hex(i,
							hex_width),
					signal_type	= "std_logic_vector("
							"inh_weights_bit_width"
							"-1 downto 0)")
			elif self.w_inh_bw == self.bitwidth:
				self.architecture.signal.add(
					name 		= "inh_weight_" +
							int_to_hex(i,
							hex_width),
					signal_type	= "std_logic_vector("
							"neuron_bit_width-1 "
							"downto 0)")
			else:
				raise ValueError("Inhibitory weight bit-width "
					"cannot be larger than the neuron's "
					"one")
			
			if self.w_exc_bw < self.bitwidth:
				self.architecture.signal.add(
					name 		= "exc_weight_"  +
							int_to_hex(i,
							hex_width),
					signal_type	= "std_logic_vector("
							"exc_weights_bit_width"
							"-1 downto 0)")

			elif self.w_exc_bw == self.bitwidth:
				self.architecture.signal.add(
					name 		= "exc_weight" +
							int_to_hex(i,
							hex_width),
					signal_type	= "std_logic_vector("
							"neuron_bit_width-1 "
							"downto 0)")

			else:
				raise ValueError("Excitatory weight bit-width "
					"cannot be larger than the neuron's "
					"one")

		# Components
		self.architecture.component.add(self.multi_input)
		self.architecture.component.add(self.lif_neuron)
		self.architecture.component.add(self.exc_mem)
		self.architecture.component.add(self.inh_mem)
		self.architecture.component.add(self.addr_converter)

		neurons_ready = "neurons_ready <= "

		for i in range(self.n_neurons):

			hex_index = int_to_hex(i, hex_width)

			if i < self.n_neurons-1:
				neurons_ready += "neuron_ready_" + hex_index + \
				" and "
			else:
				neurons_ready += "neuron_ready_" + hex_index + \
				";\n"

		self.architecture.bodyCodeHeader.add(neurons_ready)
		

		# Multi-input control
		self.architecture.instances.add(self.multi_input,
				"multi_input_control")
		self.architecture.instances["multi_input_control"].generic_map()
		self.architecture.instances["multi_input_control"].port_map()

		# LIF neuron
		for i in range(self.n_neurons):

			neuron_name = "neuron_" + int_to_hex(i, hex_width)
			exc_weight_name = "exc_weight_" + int_to_hex(i, 
						hex_width)
			inh_weight_name = "inh_weight_" + int_to_hex(i, 
						hex_width)
			v_th_name = "v_th_" + int_to_hex(i, hex_width)
			v_reset_name = "v_reset_" + int_to_hex(i, hex_width)
			neuron_ready_name = "neuron_ready_" + int_to_hex(i,
						hex_width)

			self.architecture.instances.add(self.lif_neuron,
					neuron_name)
			self.architecture.instances[neuron_name].generic_map()
			self.architecture.instances[neuron_name].port_map()
			self.architecture.instances[neuron_name].p_map.add(
				"exc_weight", "signed(" + exc_weight_name + ")")
			self.architecture.instances[neuron_name].p_map.add(
				"inh_weight", "signed(" + inh_weight_name + ")")
			self.architecture.instances[neuron_name].p_map.add(
				"v_th", v_th_name)
			self.architecture.instances[neuron_name].p_map.add(
				"v_reset", v_reset_name)
			self.architecture.instances[neuron_name].p_map.add(
				"restart", "neuron_restart")
			self.architecture.instances[neuron_name].p_map.add(
				"neuron_ready", neuron_ready_name)
			self.architecture.instances[neuron_name].p_map.add(
				"out_spike", "out_spikes(" + str(i) + ")")
			

		# Excitatory memory
		self.architecture.instances.add(self.exc_mem,
				"exc_mem")
		self.architecture.instances["exc_mem"].generic_map()
		self.architecture.instances["exc_mem"].port_map()
		self.architecture.instances["exc_mem"].p_map.add(
				"addra", "exc_addr")
		self.architecture.instances["exc_mem"].p_map.add(
				"clka", "clk")
		for i in range(self.n_neurons):
			exc_weight_name = "exc_weight_" + int_to_hex(i, 
						hex_width)
			dout_name = "dout_" + int_to_hex(i, hex_width)

			self.architecture.instances["exc_mem"].p_map.add(
					dout_name, exc_weight_name)

		# Excitatory address converter
		self.architecture.instances.add(self.addr_converter,
				"exc_addr_conv")
		self.architecture.instances["exc_addr_conv"].generic_map()
		self.architecture.instances["exc_addr_conv"].g_map.add(
				"N", "exc_cnt_bitwidth")
		self.architecture.instances["exc_addr_conv"].port_map()
		self.architecture.instances["exc_addr_conv"].p_map.add(
				"addr_in", "exc_cnt")
		self.architecture.instances["exc_addr_conv"].p_map.add(
				"addr_out", "exc_addr")
	

		# Inhibitory memory
		self.architecture.instances.add(self.inh_mem,
				"inh_mem")
		self.architecture.instances["inh_mem"].generic_map()
		self.architecture.instances["inh_mem"].port_map()
		self.architecture.instances["inh_mem"].p_map.add(
				"addra", "inh_addr")
		self.architecture.instances["inh_mem"].p_map.add(
				"clka", "clk")
		for i in range(self.n_neurons):
			inh_weight_name = "inh_weight_" + int_to_hex(i, 
						hex_width)
			dout_name = "dout_" + int_to_hex(i, hex_width)

			self.architecture.instances["inh_mem"].p_map.add(
					dout_name, inh_weight_name)

		# Inhibitory address converter
		self.architecture.instances.add(self.addr_converter,
				"inh_addr_conv")
		self.architecture.instances["inh_addr_conv"].generic_map()
		self.architecture.instances["inh_addr_conv"].g_map.add(
				"N", "inh_cnt_bitwidth")
		self.architecture.instances["inh_addr_conv"].port_map()
		self.architecture.instances["inh_addr_conv"].p_map.add(
				"addr_in", "inh_cnt")
		self.architecture.instances["inh_addr_conv"].p_map.add(
				"addr_out", "inh_addr")

		# Debug
		if debug:
			debug_component(self, debug_list)

	def write_file_all(self, output_dir = "output", rm = False):
		write_file_all(self, output_dir = output_dir, rm = rm)


class LIFlayer_tb(Testbench):

	def __init__(self, clock_period = 20, file_output = False,
			output_dir = "output", file_input = False, 
			input_dir = "", input_signal_list = [], 
			n_cycles = 10, w_exc = np.array([[3, 4]]), w_inh =
			np.array([[-0.5, -0.1]]), v_th = np.array([8]), v_reset
			= np.array([2]), bitwidth = 16, fp_decimals = 0,
			w_inh_bw = 5, w_exc_bw = 5, shift = 10, debug = False,
			debug_list = []):


		self.n_neurons		= w_exc.shape[0]
		self.n_exc_inputs 	= w_exc.shape[1]
		self.n_inh_inputs 	= w_inh.shape[1]
		self.n_cycles		= n_cycles

		self.name = "layer_" + str(self.n_neurons)

		self.exc_cnt_bitwidth = int(log2(ceil_pow2(self.n_exc_inputs)))
		self.inh_cnt_bitwidth = int(log2(ceil_pow2(self.n_inh_inputs)))
		self.cycles_cnt_bitwidth = int(log2(ceil_pow2(
			self.n_cycles+1))) + 1

		self.bitwidth 		= bitwidth
		self.fp_decimals	= fp_decimals
		self.w_exc_bw		= w_exc_bw
		self.w_inh_bw		= w_inh_bw
		self.shift		= shift

		self.w_exc		= w_exc
		self.w_inh		= w_inh
		self.v_th		= fixed_point_array(v_th, bitwidth,
					fp_decimals)
		self.v_reset		= fixed_point_array(v_reset, bitwidth,
					fp_decimals)


		self.spiker_pkg = SpikerPackage()


		self.dut = LIFlayer(n_cycles = 10,
			w_exc 		= w_exc,
			w_inh 		= w_inh,
			v_th 		= v_th,
			v_reset 	= v_reset,
			bitwidth 	= bitwidth,
			fp_decimals 	= fp_decimals,
			w_inh_bw 	= w_inh_bw,
			w_exc_bw 	= w_exc_bw,
			shift 		= shift,
			debug 		= debug,
			debug_list 	= debug_list
		)

		self.components = sub_components(self)

		super().__init__(
			dut = self.dut, 
			clock_period = clock_period,
			file_output = file_output,
			output_dir = output_dir,
			file_input = file_input,
			input_dir = input_dir,
			input_signal_list = input_signal_list
		)
		
		self.vhdl(
			clock_period		= clock_period,
			file_output		= file_output,
			output_dir		= output_dir,
			file_input		= file_input,
			input_dir		= input_dir,
			input_signal_list 	= input_signal_list
			)


	def vhdl(self, clock_period = 20, file_output = False, output_dir =
			"output", file_input = False, input_dir = "",
			input_signal_list = []):

		self.library.add("work")
		self.library["work"].package.add("spiker_pkg")

		# rst_n
		self.architecture.processes["rst_n_gen"].bodyHeader.add(
				"rst_n <= '1';")
		self.architecture.processes["rst_n_gen"].bodyHeader.add(
				"wait for 15 ns;")
		self.architecture.processes["rst_n_gen"].bodyHeader.add(
				"rst_n <= '0';")
		self.architecture.processes["rst_n_gen"].bodyHeader.add(
				"wait for 10 ns;")
		self.architecture.processes["rst_n_gen"].bodyHeader.add(
				"rst_n <= '1';")

		# Start
		ready_if = If()
		ready_if._if_.conditions.add("ready = '1'")
		ready_if._if_.body.add("start <= '1';")
		ready_if._else_.body.add("start <= '0';")


		self.architecture.processes["start_gen"].final_wait = False
		self.architecture.processes["start_gen"].sensitivity_list.\
			add("clk")
		self.architecture.processes["start_gen"].if_list.add()
		self.architecture.processes["start_gen"].if_list[0]._if_.\
			conditions.add("clk'event")
		self.architecture.processes["start_gen"].if_list[0]._if_.\
			conditions.add("clk = '1'", "and")
		self.architecture.processes["start_gen"].if_list[0]._if_.\
			body.add(ready_if)

		# Restart
		self.architecture.processes["restart_gen"].bodyHeader.add(
				"restart <= '0';")
		self.architecture.processes["restart_gen"].bodyHeader.add(
				"wait for 10000 ns;")
		self.architecture.processes["restart_gen"].bodyHeader.add(
				"restart <= '1';")
		self.architecture.processes["restart_gen"].bodyHeader.add(
				"wait for " + str(clock_period) + " ns;")
		self.architecture.processes["restart_gen"].bodyHeader.add(
				"restart <= '0';")


		if file_input and "exc_spikes" in input_signal_list:
			del self.architecture.processes["exc_spikes_rd_en_gen"]
			self.architecture.bodyCodeHeader.add(
				"exc_spikes_rd_en <= ready;")

		if file_input and "inh_spikes" in input_signal_list:
			del self.architecture.processes["inh_spikes_rd_en_gen"]
			self.architecture.bodyCodeHeader.add(
				"inh_spikes_rd_en <= ready;")

from utils import generate_spikes

generate_spikes("exc_spikes.txt", 2, 10)
generate_spikes("inh_spikes.txt", 2, 10)

a = LIFlayer_tb(
	file_input		= True,
	input_signal_list	= [
		"exc_spikes",
		"inh_spikes"
	],
	debug=True
)

a.write_file_all(rm = True)

from vhdl import fast_compile, elaborate

fast_compile(a)
elaborate(a)
