--------------- Build Started: 01/29/2016 17:18:35 Project: NRFBridge, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
The code generation step is up to date.
arm-none-eabi-gcc.exe -mcpu=cortex-m0 -mthumb -Wno-main -I. -IGenerated_Source\PSoC4 -Wa,-alh=.\CortexM0\ARM_GCC_493\Debug/main.lst -g -D DEBUG -Wall -ffunction-sections -Og -ffat-lto-objects -c .\main.c -o .\CortexM0\ARM_GCC_493\Debug\main.o
.\main.c: In function 'main':
.\main.c:29:30: warning: pointer targets in passing argument 1 of 'UART_SpiUartPutArray' differ in signedness [-Wpointer-sign]
         UART_SpiUartPutArray("Hello", 5);
                              ^
In file included from Generated_Source\PSoC4/project.h:25:0,
                 from .\main.c:12:
Generated_Source\PSoC4/UART_SPI_UART.h:397:12: note: expected 'const uint8 *' but argument is of type 'char *'
     void   UART_SpiUartPutArray(const uint8 wrBuf[], uint32 count);
            ^
arm-none-eabi-ar.exe -rs .\CortexM0\ARM_GCC_493\Debug\NRFBridge.a .\CortexM0\ARM_GCC_493\Debug\cyfitter_cfg.o .\CortexM0\ARM_GCC_493\Debug\Bootloadable.o .\CortexM0\ARM_GCC_493\Debug\Button.o .\CortexM0\ARM_GCC_493\Debug\UART.o .\CortexM0\ARM_GCC_493\Debug\UART_SPI_UART.o .\CortexM0\ARM_GCC_493\Debug\UART_SPI_UART_INT.o .\CortexM0\ARM_GCC_493\Debug\UART_PM.o .\CortexM0\ARM_GCC_493\Debug\UART_UART.o .\CortexM0\ARM_GCC_493\Debug\UART_BOOT.o .\CortexM0\ARM_GCC_493\Debug\UART_UART_BOOT.o .\CortexM0\ARM_GCC_493\Debug\SPI.o .\CortexM0\ARM_GCC_493\Debug\SPI_SPI_UART.o .\CortexM0\ARM_GCC_493\Debug\SPI_PM.o .\CortexM0\ARM_GCC_493\Debug\SPI_SPI.o .\CortexM0\ARM_GCC_493\Debug\SPI_BOOT.o .\CortexM0\ARM_GCC_493\Debug\SPI_SPI_BOOT.o .\CortexM0\ARM_GCC_493\Debug\NRF_CE.o .\CortexM0\ARM_GCC_493\Debug\NRF_IRQ.o .\CortexM0\ARM_GCC_493\Debug\Clock.o .\CortexM0\ARM_GCC_493\Debug\ExtInterrupt_Reg.o .\CortexM0\ARM_GCC_493\Debug\Timer.o .\CortexM0\ARM_GCC_493\Debug\Timer_PM.o .\CortexM0\ARM_GCC_493\Debug\ExtInterrupt_Reg_Interrupt.o .\CortexM0\ARM_GCC_493\Debug\SysClock_ISR.o .\CortexM0\ARM_GCC_493\Debug\UART_SCBCLK.o .\CortexM0\ARM_GCC_493\Debug\UART_tx.o .\CortexM0\ARM_GCC_493\Debug\UART_rx.o .\CortexM0\ARM_GCC_493\Debug\SPI_SCBCLK.o .\CortexM0\ARM_GCC_493\Debug\SPI_sclk_m.o .\CortexM0\ARM_GCC_493\Debug\SPI_miso_m.o .\CortexM0\ARM_GCC_493\Debug\SPI_mosi_m.o .\CortexM0\ARM_GCC_493\Debug\SPI_ss0_m.o .\CortexM0\ARM_GCC_493\Debug\CyBootAsmGnu.o .\CortexM0\ARM_GCC_493\Debug\CyFlash.o .\CortexM0\ARM_GCC_493\Debug\CyLib.o .\CortexM0\ARM_GCC_493\Debug\cyPm.o .\CortexM0\ARM_GCC_493\Debug\cyutils.o .\CortexM0\ARM_GCC_493\Debug\CyLFClk.o
arm-none-eabi-ar.exe: creating .\CortexM0\ARM_GCC_493\Debug\NRFBridge.a
arm-none-eabi-gcc.exe -Wl,--start-group -o .\CortexM0\ARM_GCC_493\Debug\NRFBridge.elf .\CortexM0\ARM_GCC_493\Debug\main.o .\CortexM0\ARM_GCC_493\Debug\cybootloader.o .\CortexM0\ARM_GCC_493\Debug\cymetadata.o .\CortexM0\ARM_GCC_493\Debug\Cm0Start.o .\CortexM0\ARM_GCC_493\Debug\NRFBridge.a "C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM0\ARM_GCC_493\Debug\CyComponentLibrary.a" -mcpu=cortex-m0 -mthumb -g -ffunction-sections -Og -L Generated_Source\PSoC4 -Wl,-Map,.\CortexM0\ARM_GCC_493\Debug/NRFBridge.map -T Generated_Source\PSoC4\cm0gcc.ld -specs=nano.specs -Wl,--gc-sections -Wl,--end-group
cyelftool.exe -B C:\PSoC\NRF_Bridge\NRFBridge.cydsn\CortexM0\ARM_GCC_493\Debug\NRFBridge.elf --flash_row_size 128 --flash_size 32768 --flash_array_size 32768
cyelftool.exe -S C:\PSoC\NRF_Bridge\NRFBridge.cydsn\CortexM0\ARM_GCC_493\Debug\NRFBridge.elf
Flash used: 11520 of 32768 bytes (35,2%). Bootloader: 8960 bytes. Application: 2432 bytes. Metadata: 128 bytes.
SRAM used: 1440 of 4096 bytes (35,2%). Stack: 1024 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 01/29/2016 17:18:38 ---------------
