--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3967 paths analyzed, 803 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point leds_7 (SLICE_X30Y30.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.C5      net (fanout=7)        1.440   processor/bank
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (1.611ns logic, 4.591ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.343   processor/bank
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y33.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X31Y33.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A3      net (fanout=17)       1.556   port_id<0>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      6.033ns (1.611ns logic, 4.422ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.343   processor/bank
    SLICE_X30Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y33.D4      net (fanout=2)        0.639   processor/sy<1>
    SLICE_X31Y33.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y16.A5      net (fanout=17)       1.301   port_id<1>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (1.499ns logic, 4.400ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point leds_6 (SLICE_X30Y30.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.C5      net (fanout=7)        1.440   processor/bank
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (1.576ns logic, 4.591ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.343   processor/bank
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y33.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X31Y33.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A3      net (fanout=17)       1.556   port_id<0>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (1.576ns logic, 4.422ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.343   processor/bank
    SLICE_X30Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y33.D4      net (fanout=2)        0.639   processor/sy<1>
    SLICE_X31Y33.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y16.A5      net (fanout=17)       1.301   port_id<1>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (1.464ns logic, 4.400ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X30Y30.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.166ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.C5      net (fanout=7)        1.440   processor/bank
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      6.166ns (1.575ns logic, 4.591ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.997ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.343   processor/bank
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y33.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X31Y33.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A3      net (fanout=17)       1.556   port_id<0>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (1.575ns logic, 4.422ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.460 - 0.473)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y39.CQ      Tcko                  0.447   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X30Y32.A5      net (fanout=7)        1.343   processor/bank
    SLICE_X30Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X31Y33.D4      net (fanout=2)        0.639   processor/sy<1>
    SLICE_X31Y33.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y16.A5      net (fanout=17)       1.301   port_id<1>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (1.463ns logic, 4.400ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point in_port_1 (SLICE_X19Y30.C6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_1 (FF)
  Destination:          in_port_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.437ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.029ns (2.691 - 1.662)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_1 to in_port_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.BQ      Tcko                  0.368   keypad/sel<1>
                                                       keypad/sel_1
    SLICE_X19Y30.D4      net (fanout=5)        0.421   keypad/sel<1>
    SLICE_X19Y30.D       Tilo                  0.244   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>_SW0
    SLICE_X19Y30.C6      net (fanout=1)        0.112   N7
    SLICE_X19Y30.CLK     Tah         (-Th)    -0.292   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>
                                                       in_port_1
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.904ns logic, 0.533ns route)
                                                       (62.9% logic, 37.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keypad/sel_0 (FF)
  Destination:          in_port_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.526ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.029ns (2.691 - 1.662)
  Source Clock:         DivBy100000/clk_out rising
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: keypad/sel_0 to in_port_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.368   keypad/sel<1>
                                                       keypad/sel_0
    SLICE_X19Y30.D3      net (fanout=7)        0.510   keypad/sel<0>
    SLICE_X19Y30.D       Tilo                  0.244   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>_SW0
    SLICE_X19Y30.C6      net (fanout=1)        0.112   N7
    SLICE_X19Y30.CLK     Tah         (-Th)    -0.292   in_port<1>
                                                       port_id[1]_GND_1_o_select_4_OUT<6>
                                                       in_port_1
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.904ns logic, 0.622ns route)
                                                       (59.2% logic, 40.8% route)
--------------------------------------------------------------------------------

Paths for end point simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7 (SLICE_X33Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_6 (FF)
  Destination:          simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         simple/instantiate_loader.jtag_loader_6_inst/shift_clk rising
  Destination Clock:    simple/instantiate_loader.jtag_loader_6_inst/shift_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_6 to simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.CQ      Tcko                  0.198   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<7>
                                                       simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_6
    SLICE_X33Y42.DX      net (fanout=2)        0.142   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<6>
    SLICE_X33Y42.CLK     Tckdi       (-Th)    -0.059   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<7>
                                                       simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)
--------------------------------------------------------------------------------

Paths for end point processor/t_state1_flop (SLICE_X28Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/t_state2_flop (FF)
  Destination:          processor/t_state1_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/t_state2_flop to processor/t_state1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.BQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/t_state2_flop
    SLICE_X28Y35.B5      net (fanout=9)        0.091   bram_enable
    SLICE_X28Y35.CLK     Tah         (-Th)    -0.121   processor/KCPSM6_CONTROL
                                                       processor/t_state_lut/LUT5
                                                       processor/t_state1_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.321ns logic, 0.091ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6837 paths analyzed, 793 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.806ns.
--------------------------------------------------------------------------------

Paths for end point leds_7 (SLICE_X30Y30.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C2      net (fanout=7)        1.585   instruction<5>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (3.014ns logic, 4.736ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.A2      net (fanout=7)        1.634   instruction<5>
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y33.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X31Y33.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A3      net (fanout=17)       1.556   port_id<0>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (3.014ns logic, 4.713ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C1      net (fanout=7)        1.515   instruction<4>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.331   processor/KCPSM6_OUT_PORT
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (3.014ns logic, 4.666ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point leds_6 (SLICE_X30Y30.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C2      net (fanout=7)        1.585   instruction<5>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (2.979ns logic, 4.736ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.A2      net (fanout=7)        1.634   instruction<5>
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y33.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X31Y33.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A3      net (fanout=17)       1.556   port_id<0>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      7.692ns (2.979ns logic, 4.713ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C1      net (fanout=7)        1.515   instruction<4>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.296   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (2.979ns logic, 4.666ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X30Y30.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C2      net (fanout=7)        1.585   instruction<5>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (2.978ns logic, 4.736ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.A2      net (fanout=7)        1.634   instruction<5>
    SLICE_X30Y32.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X31Y33.D5      net (fanout=2)        0.406   processor/sy<0>
    SLICE_X31Y33.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A3      net (fanout=17)       1.556   port_id<0>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (2.978ns logic, 4.713ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.460 - 0.481)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X30Y32.C1      net (fanout=7)        1.515   instruction<4>
    SLICE_X30Y32.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X31Y33.C3      net (fanout=2)        0.487   processor/sy<2>
    SLICE_X31Y33.CMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X31Y16.A4      net (fanout=12)       1.547   port_id<2>
    SLICE_X31Y16.A       Tilo                  0.259   Val2<3>
                                                       _n0089_inv1
    SLICE_X30Y30.CE      net (fanout=2)        1.117   _n0089_inv
    SLICE_X30Y30.CLK     Tceck                 0.295   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (2.978ns logic, 4.666ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMA (SLICE_X30Y37.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.BQ      Tcko                  0.234   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X30Y37.D2      net (fanout=9)        0.383   processor/stack_pointer<1>
    SLICE_X30Y37.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (-0.061ns logic, 0.383ns route)
                                                       (-18.9% logic, 118.9% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMA_D1 (SLICE_X30Y37.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_high_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_high_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.BQ      Tcko                  0.234   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X30Y37.D2      net (fanout=9)        0.383   processor/stack_pointer<1>
    SLICE_X30Y37.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (-0.061ns logic, 0.383ns route)
                                                       (-18.9% logic, 118.9% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMB (SLICE_X30Y37.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.BQ      Tcko                  0.234   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X30Y37.D2      net (fanout=9)        0.383   processor/stack_pointer<1>
    SLICE_X30Y37.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (-0.061ns logic, 0.383ns route)
                                                       (-18.9% logic, 118.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM0/CLK
  Logical resource: processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X26Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.806|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10804 paths, 0 nets, and 858 connections

Design statistics:
   Minimum period:   7.806ns{1}   (Maximum frequency: 128.107MHz)
   Maximum path delay from/to any node:   6.250ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 15 22:52:27 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



