//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33567101
// Cuda compilation tools, release 12.3, V12.3.107
// Based on NVVM 7.0.1
//

.version 8.3
.target sm_52
.address_size 64

	// .globl	_Z4sinhf

.visible .func  (.param .b32 func_retval0) _Z4sinhf(
	.param .b32 _Z4sinhf_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<10>;


	ld.param.f32 	%f5, [_Z4sinhf_param_0];
	abs.ftz.f32 	%f1, %f5;
	setp.ltu.ftz.f32 	%p1, %f1, 0f3F800000;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;

$L__BB0_2:
	mul.ftz.f32 	%f27, %f5, %f5;
	mov.f32 	%f28, 0f394FFF49;
	mov.f32 	%f29, 0f363D0ADA;
	fma.rn.ftz.f32 	%f30, %f29, %f27, %f28;
	mov.f32 	%f31, 0f3C08889A;
	fma.rn.ftz.f32 	%f32, %f30, %f27, %f31;
	mov.f32 	%f33, 0f3E2AAAAB;
	fma.rn.ftz.f32 	%f34, %f32, %f27, %f33;
	mul.ftz.f32 	%f35, %f27, %f34;
	fma.rn.ftz.f32 	%f36, %f35, %f5, %f5;
	bra.uni 	$L__BB0_3;

$L__BB0_1:
	mov.f32 	%f6, 0f3FB8AA3B;
	mul.rn.ftz.f32 	%f7, %f1, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	abs.ftz.f32 	%f9, %f8;
	setp.gt.ftz.f32 	%p2, %f9, 0f42FC0000;
	mov.b32 	%r1, %f8;
	and.b32  	%r2, %r1, -2147483648;
	or.b32  	%r3, %r2, 1123811328;
	mov.b32 	%f10, %r3;
	selp.f32 	%f11, %f10, %f8, %p2;
	mov.f32 	%f12, 0fBF317218;
	fma.rn.ftz.f32 	%f13, %f11, %f12, %f1;
	mov.f32 	%f14, 0f3102E308;
	fma.rn.ftz.f32 	%f15, %f11, %f14, %f13;
	mul.ftz.f32 	%f16, %f15, 0f3FB8AA3B;
	add.ftz.f32 	%f17, %f11, 0f4B40007D;
	mov.b32 	%r4, %f17;
	shl.b32 	%r5, %r4, 23;
	mov.b32 	%f18, %r5;
	ex2.approx.ftz.f32 	%f19, %f16;
	mul.ftz.f32 	%f20, %f19, %f18;
	mov.f32 	%f21, 0f3E000000;
	div.approx.ftz.f32 	%f22, %f21, %f20;
	neg.ftz.f32 	%f23, %f22;
	mov.f32 	%f24, 0f40000000;
	fma.rn.ftz.f32 	%f25, %f24, %f20, %f23;
	setp.ge.ftz.f32 	%p3, %f1, 0f42B40000;
	selp.f32 	%f26, 0f7F800000, %f25, %p3;
	mov.b32 	%r6, %f26;
	mov.b32 	%r7, %f5;
	and.b32  	%r8, %r7, -2147483648;
	or.b32  	%r9, %r8, %r6;
	mov.b32 	%f36, %r9;

$L__BB0_3:
	st.param.f32 	[func_retval0+0], %f36;
	ret;

}
	// .globl	test
.visible .func  (.param .b32 func_retval0) test(
	.param .b32 test_param_0
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<10>;


	ld.param.f32 	%f5, [test_param_0];
	abs.ftz.f32 	%f1, %f5;
	setp.ltu.ftz.f32 	%p1, %f1, 0f3F800000;
	@%p1 bra 	$L__BB1_2;
	bra.uni 	$L__BB1_1;

$L__BB1_2:
	mul.ftz.f32 	%f27, %f5, %f5;
	mov.f32 	%f28, 0f394FFF49;
	mov.f32 	%f29, 0f363D0ADA;
	fma.rn.ftz.f32 	%f30, %f29, %f27, %f28;
	mov.f32 	%f31, 0f3C08889A;
	fma.rn.ftz.f32 	%f32, %f30, %f27, %f31;
	mov.f32 	%f33, 0f3E2AAAAB;
	fma.rn.ftz.f32 	%f34, %f32, %f27, %f33;
	mul.ftz.f32 	%f35, %f27, %f34;
	fma.rn.ftz.f32 	%f36, %f35, %f5, %f5;
	bra.uni 	$L__BB1_3;

$L__BB1_1:
	mov.f32 	%f6, 0f3FB8AA3B;
	mul.rn.ftz.f32 	%f7, %f1, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	abs.ftz.f32 	%f9, %f8;
	setp.gt.ftz.f32 	%p2, %f9, 0f42FC0000;
	mov.b32 	%r1, %f8;
	and.b32  	%r2, %r1, -2147483648;
	or.b32  	%r3, %r2, 1123811328;
	mov.b32 	%f10, %r3;
	selp.f32 	%f11, %f10, %f8, %p2;
	mov.f32 	%f12, 0fBF317218;
	fma.rn.ftz.f32 	%f13, %f11, %f12, %f1;
	mov.f32 	%f14, 0f3102E308;
	fma.rn.ftz.f32 	%f15, %f11, %f14, %f13;
	mul.ftz.f32 	%f16, %f15, 0f3FB8AA3B;
	add.ftz.f32 	%f17, %f11, 0f4B40007D;
	mov.b32 	%r4, %f17;
	shl.b32 	%r5, %r4, 23;
	mov.b32 	%f18, %r5;
	ex2.approx.ftz.f32 	%f19, %f16;
	mul.ftz.f32 	%f20, %f19, %f18;
	mov.f32 	%f21, 0f3E000000;
	div.approx.ftz.f32 	%f22, %f21, %f20;
	neg.ftz.f32 	%f23, %f22;
	mov.f32 	%f24, 0f40000000;
	fma.rn.ftz.f32 	%f25, %f24, %f20, %f23;
	setp.ge.ftz.f32 	%p3, %f1, 0f42B40000;
	selp.f32 	%f26, 0f7F800000, %f25, %p3;
	mov.b32 	%r6, %f26;
	mov.b32 	%r7, %f5;
	and.b32  	%r8, %r7, -2147483648;
	or.b32  	%r9, %r8, %r6;
	mov.b32 	%f36, %r9;

$L__BB1_3:
	st.param.f32 	[func_retval0+0], %f36;
	ret;

}
	// .globl	sin_approx_f32
.visible .entry sin_approx_f32(
	.param .u64 sin_approx_f32_param_0
)
{



	ret;

}

