verilog work "basichomework1.v"
