Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Tue Sep 19 15:02:51 2023
| Host              : DESKTOP-MHGG8FQ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bram_wrapper_timing_summary_routed.rpt -pb bram_wrapper_timing_summary_routed.pb -rpx bram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bram_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                 8832        0.062        0.000                      0                 8832        0.166        0.000                       0                  3775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.021        0.000                      0                 8832        0.062        0.000                      0                 8832        0.166        0.000                       0                  3775  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/m_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 1.635ns (50.807%)  route 1.583ns (49.193%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 5.740 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.191ns (routing 1.186ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0ARREADY)
                                                      0.395     3.037 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0ARREADY
                         net (fo=11, routed)          0.536     3.573    bram_i/accel_top_0/inst/m_arready
    SLICE_X10Y76         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.057     3.630 r  bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_11/O
                         net (fo=1, routed)           0.022     3.652    bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_11_n_0
    SLICE_X10Y76         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     3.985 r  bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_10/O[5]
                         net (fo=2, routed)           0.255     4.240    bram_i/accel_top_0/inst/slv_regs/araddr_ptr_nxt[4]
    SLICE_X10Y81         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     4.378 r  bram_i/accel_top_0/inst/slv_regs/rx_sfifo_bytescnt_nxt_carry__0_i_4/O
                         net (fo=1, routed)           0.018     4.396    bram_i/accel_top_0/inst/slv_regs_n_94
    SLICE_X10Y81         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.632 r  bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.662    bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_n_0
    SLICE_X10Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.727 r  bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__1/CO[7]
                         net (fo=1, routed)           0.030     4.757    bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__1_n_0
    SLICE_X10Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.918 r  bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__2/O[5]
                         net (fo=1, routed)           0.483     5.401    bram_i/accel_top_0/inst/slv_regs/rx_sfifo_bytescnt_nxt0_out[13]
    SLICE_X14Y81         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     5.538 r  bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9/O
                         net (fo=1, routed)           0.049     5.587    bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9_n_0
    SLICE_X14Y81         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.056     5.643 r  bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_7/O
                         net (fo=1, routed)           0.096     5.739    bram_i/accel_top_0/inst/rx_fifo/m_arvalid_i_7_n_0_alias
    SLICE_X15Y80         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057     5.796 r  bram_i/accel_top_0/inst/rx_fifo/m_arvalid_i_1_comp/O
                         net (fo=1, routed)           0.064     5.860    bram_i/accel_top_0/inst/m_arvalid0
    SLICE_X15Y80         FDRE                                         r  bram_i/accel_top_0/inst/m_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.191     5.740    bram_i/accel_top_0/inst/clk
    SLICE_X15Y80         FDRE                                         r  bram_i/accel_top_0/inst/m_arvalid_reg/C
                         clock pessimism              0.199     5.939    
                         clock uncertainty           -0.104     5.835    
    SLICE_X15Y80         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     5.881    bram_i/accel_top_0/inst/m_arvalid_reg
  -------------------------------------------------------------------
                         required time                          5.881    
                         arrival time                          -5.860    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/m_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 1.728ns (55.802%)  route 1.369ns (44.198%))
  Logic Levels:           9  (CARRY8=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 5.692 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.186ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0WCLK_SAXIGP0AWREADY)
                                                      0.356     2.998 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0AWREADY
                         net (fo=13, routed)          0.479     3.477    bram_i/accel_top_0/inst/m_awready
    SLICE_X3Y74          LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     3.535 r  bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry_i_11/O
                         net (fo=1, routed)           0.013     3.548    bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry_i_11_n_0
    SLICE_X3Y74          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.809 r  bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry_i_2/CO[7]
                         net (fo=1, routed)           0.030     3.839    bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry_i_2_n_0
    SLICE_X3Y75          CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     4.010 r  bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry__0_i_1/O[7]
                         net (fo=3, routed)           0.369     4.379    bram_i/accel_top_0/inst/slv_regs/awaddr_ptr_nxt[14]
    SLICE_X7Y80          LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     4.435 r  bram_i/accel_top_0/inst/slv_regs/tx_dfifo_bytescnt_nxt_carry__1_i_4/O
                         net (fo=1, routed)           0.029     4.464    bram_i/accel_top_0/inst/slv_regs_n_71
    SLICE_X7Y80          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.702 r  bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry__1/CO[7]
                         net (fo=1, routed)           0.030     4.732    bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry__1_n_0
    SLICE_X7Y81          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.838 r  bram_i/accel_top_0/inst/tx_dfifo_bytescnt_nxt_carry__2/O[1]
                         net (fo=2, routed)           0.206     5.044    bram_i/accel_top_0/inst/slv_regs/tx_dfifo_bytescnt_nxt1_out[25]
    SLICE_X6Y80          LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     5.194 r  bram_i/accel_top_0/inst/slv_regs/tx_dfifo_can_write_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.209    bram_i/accel_top_0/inst/slv_regs_n_509
    SLICE_X6Y80          CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.240     5.449 r  bram_i/accel_top_0/inst/tx_dfifo_can_write_carry__0/CO[7]
                         net (fo=1, routed)           0.171     5.620    bram_i/accel_top_0/inst/tx_fifo/CO[0]
    SLICE_X6Y81          LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.092     5.712 r  bram_i/accel_top_0/inst/tx_fifo/m_awvalid_i_1/O
                         net (fo=1, routed)           0.027     5.739    bram_i/accel_top_0/inst/m_awvalid0
    SLICE_X6Y81          FDRE                                         r  bram_i/accel_top_0/inst/m_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.143     5.692    bram_i/accel_top_0/inst/clk
    SLICE_X6Y81          FDRE                                         r  bram_i/accel_top_0/inst/m_awvalid_reg/C
                         clock pessimism              0.199     5.891    
                         clock uncertainty           -0.104     5.788    
    SLICE_X6Y81          FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046     5.834    bram_i/accel_top_0/inst/m_awvalid_reg
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.978ns (31.488%)  route 2.128ns (68.512%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 5.772 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.186ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.567 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.597    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1_n_0
    SLICE_X21Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     5.716 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]_i_1/O[4]
                         net (fo=1, routed)           0.032     5.748    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[31]
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.223     5.772    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]/C
                         clock pessimism              0.199     5.970    
                         clock uncertainty           -0.104     5.867    
    SLICE_X21Y84         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     5.911    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.973ns (31.358%)  route 2.130ns (68.642%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 5.772 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.186ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.567 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.597    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1_n_0
    SLICE_X21Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.711 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]_i_1/O[3]
                         net (fo=1, routed)           0.034     5.745    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[30]
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.223     5.772    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][30]/C
                         clock pessimism              0.199     5.970    
                         clock uncertainty           -0.104     5.867    
    SLICE_X21Y84         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     5.910    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][30]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.965ns (31.190%)  route 2.129ns (68.810%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 5.772 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.186ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.567 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.597    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1_n_0
    SLICE_X21Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.703 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]_i_1/O[1]
                         net (fo=1, routed)           0.033     5.736    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[28]
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.223     5.772    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][28]/C
                         clock pessimism              0.199     5.970    
                         clock uncertainty           -0.104     5.867    
    SLICE_X21Y84         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     5.910    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][28]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.952ns (30.890%)  route 2.130ns (69.110%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 5.772 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.186ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.567 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.597    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1_n_0
    SLICE_X21Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     5.690 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]_i_1/O[2]
                         net (fo=1, routed)           0.034     5.724    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[29]
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.223     5.772    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][29]/C
                         clock pessimism              0.199     5.970    
                         clock uncertainty           -0.104     5.867    
    SLICE_X21Y84         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     5.910    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][29]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.937ns (30.572%)  route 2.128ns (69.428%))
  Logic Levels:           5  (CARRY8=4 LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 5.772 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.186ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.567 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.597    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1_n_0
    SLICE_X21Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.675 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][31]_i_1/O[0]
                         net (fo=1, routed)           0.032     5.707    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[27]
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.223     5.772    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y84         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][27]/C
                         clock pessimism              0.199     5.970    
                         clock uncertainty           -0.104     5.867    
    SLICE_X21Y84         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     5.911    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][27]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.965ns (31.485%)  route 2.100ns (68.515%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.440ns = ( 5.773 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.186ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     5.673 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/O[7]
                         net (fo=1, routed)           0.034     5.707    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[26]
    SLICE_X21Y83         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.224     5.773    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y83         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]/C
                         clock pessimism              0.199     5.971    
                         clock uncertainty           -0.104     5.868    
    SLICE_X21Y83         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     5.912    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]
  -------------------------------------------------------------------
                         required time                          5.912    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.955ns (31.271%)  route 2.099ns (68.729%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.440ns = ( 5.773 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.186ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.663 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/O[5]
                         net (fo=1, routed)           0.033     5.696    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[24]
    SLICE_X21Y83         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.224     5.773    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y83         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][24]/C
                         clock pessimism              0.199     5.971    
                         clock uncertainty           -0.104     5.868    
    SLICE_X21Y83         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     5.911    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][24]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/mem_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.951ns (31.171%)  route 2.100ns (68.829%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.440ns = ( 5.773 - 3.333 ) 
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.375ns (routing 1.299ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.186ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.375     2.642    bram_i/zynq_ultra_ps_e_0/inst/saxihpc0_fpd_aclk
    PS8_X0Y0             PS8                                          r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP0RCLK_SAXIGP0RVALID)
                                                      0.380     3.022 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RVALID
                         net (fo=25, routed)          1.984     5.006    bram_i/accel_top_0/inst/slv_regs/m_rvalid
    SLICE_X21Y81         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.088 r  bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2/O
                         net (fo=1, routed)           0.022     5.110    bram_i/accel_top_0/inst/slv_regs/mem[3][10]_i_2_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     5.377 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.407    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][10]_i_1_n_0
    SLICE_X21Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.472 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1/CO[7]
                         net (fo=1, routed)           0.030     5.502    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][18]_i_1_n_0
    SLICE_X21Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.659 r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][26]_i_1/O[6]
                         net (fo=1, routed)           0.034     5.693    bram_i/accel_top_0/inst/slv_regs/buf_rdptr_nxt[25]
    SLICE_X21Y83         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.224     5.773    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X21Y83         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/mem_reg[3][25]/C
                         clock pessimism              0.199     5.971    
                         clock uncertainty           -0.104     5.868    
    SLICE_X21Y83         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     5.911    bram_i/accel_top_0/inst/slv_regs/mem_reg[3][25]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/rdata_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.145ns (66.820%)  route 0.072ns (33.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      2.207ns (routing 1.186ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.299ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.207     2.423    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X19Y96         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.535 r  bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem_reg[0][54]/Q
                         net (fo=1, routed)           0.043     2.578    bram_i/accel_top_0/inst/slv_regs/genblk1[0].mem_reg[0]_0[54]
    SLICE_X19Y97         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.033     2.611 r  bram_i/accel_top_0/inst/slv_regs/rdata[54]_i_1/O
                         net (fo=1, routed)           0.029     2.640    bram_i/accel_top_0/inst/slv_regs/mem[54]
    SLICE_X19Y97         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/rdata_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.465     2.732    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X19Y97         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/rdata_reg[54]/C
                         clock pessimism             -0.255     2.477    
    SLICE_X19Y97         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.578    bram_i/accel_top_0/inst/slv_regs/rdata_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/aes_accel_0/inst/genblk2[3].aesblock0/key_q_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.147ns (57.662%)  route 0.108ns (42.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.216ns (routing 1.186ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.449ns (routing 1.299ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.216     2.432    bram_i/aes_accel_0/inst/genblk2[2].aesblock0/clk
    SLICE_X15Y67         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     2.546 r  bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][23]/Q
                         net (fo=21, routed)          0.079     2.625    bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][31]_9[5]
    SLICE_X14Y67         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.033     2.658 r  bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q[0][30]_i_1__2/O
                         net (fo=1, routed)           0.029     2.687    bram_i/aes_accel_0/inst/genblk2[3].aesblock0/key_q_reg[0][31]_3[30]
    SLICE_X14Y67         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[3].aesblock0/key_q_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.449     2.716    bram_i/aes_accel_0/inst/genblk2[3].aesblock0/clk
    SLICE_X14Y67         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[3].aesblock0/key_q_reg[0][30]/C
                         clock pessimism             -0.199     2.518    
    SLICE_X14Y67         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.619    bram_i/aes_accel_0/inst/genblk2[3].aesblock0/key_q_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/m_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.112ns (48.006%)  route 0.121ns (51.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      2.158ns (routing 1.186ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.299ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.158     2.374    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X6Y85          FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.486 r  bram_i/accel_top_0/inst/slv_regs/genblk1[6].mem_reg[6][2]/Q
                         net (fo=2, routed)           0.121     2.607    bram_i/accel_top_0/inst/mem_baseaddr[2]
    SLICE_X5Y85          FDRE                                         r  bram_i/accel_top_0/inst/m_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.427     2.694    bram_i/accel_top_0/inst/clk
    SLICE_X5Y85          FDRE                                         r  bram_i/accel_top_0/inst/m_awaddr_reg[2]/C
                         clock pessimism             -0.258     2.435    
    SLICE_X5Y85          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     2.536    bram_i/accel_top_0/inst/m_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.147ns (54.314%)  route 0.124ns (45.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.120ns (routing 1.186ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.299ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.120     2.336    bram_i/aes_accel_0/inst/genblk2[8].aesblock0/clk
    SLICE_X10Y18         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.448 r  bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key_q_reg[0][4]/Q
                         net (fo=4, routed)           0.086     2.534    bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key[9]_136[28]
    SLICE_X8Y18          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     2.569 r  bram_i/aes_accel_0/inst/genblk2[8].aesblock0/data_out_q[1][4]_i_1__8/O
                         net (fo=1, routed)           0.038     2.607    bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][31]_4[4]
    SLICE_X8Y18          FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.360     2.627    bram_i/aes_accel_0/inst/genblk2[9].aesblock0/clk
    SLICE_X8Y18          FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][4]/C
                         clock pessimism             -0.196     2.431    
    SLICE_X8Y18          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.532    bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/m_araddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.115ns (48.269%)  route 0.123ns (51.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.377ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      2.161ns (routing 1.186ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.299ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.161     2.377    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X6Y85          FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     2.492 r  bram_i/accel_top_0/inst/slv_regs/genblk1[5].mem_reg[5][6]/Q
                         net (fo=2, routed)           0.123     2.615    bram_i/accel_top_0/inst/buf_baseaddr[6]
    SLICE_X5Y85          FDRE                                         r  bram_i/accel_top_0/inst/m_araddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.427     2.694    bram_i/accel_top_0/inst/clk
    SLICE_X5Y85          FDRE                                         r  bram_i/accel_top_0/inst/m_araddr_reg[6]/C
                         clock pessimism             -0.258     2.435    
    SLICE_X5Y85          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.536    bram_i/accel_top_0/inst/m_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bram_i/aes_accel_0/inst/genblk2[1].aesblock0/key_q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.434%)  route 0.132ns (44.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      2.215ns (routing 1.186ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.299ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.215     2.431    bram_i/aes_accel_0/inst/genblk2[1].aesblock0/clk
    SLICE_X20Y76         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[1].aesblock0/key_q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.545 r  bram_i/aes_accel_0/inst/genblk2[1].aesblock0/key_q_reg[1][15]/Q
                         net (fo=5, routed)           0.121     2.666    bram_i/aes_accel_0/inst/genblk2[1].aesblock0/key[2]_17[55]
    SLICE_X18Y74         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.050     2.716 r  bram_i/aes_accel_0/inst/genblk2[1].aesblock0/key_q[3][15]_i_1__1/O
                         net (fo=1, routed)           0.011     2.727    bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][31]_10[15]
    SLICE_X18Y74         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.476     2.743    bram_i/aes_accel_0/inst/genblk2[2].aesblock0/clk
    SLICE_X18Y74         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][15]/C
                         clock pessimism             -0.198     2.545    
    SLICE_X18Y74         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.648    bram_i/aes_accel_0/inst/genblk2[2].aesblock0/key_q_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.149ns (50.468%)  route 0.146ns (49.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.157ns (routing 1.186ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.299ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.157     2.373    bram_i/accel_top_0/inst/tx_fifo/clk
    SLICE_X9Y73          FDRE                                         r  bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     2.488 r  bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[5]/Q
                         net (fo=9, routed)           0.114     2.602    bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[5]
    SLICE_X10Y73         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.034     2.636 r  bram_i/accel_top_0/inst/tx_fifo/wrptr[8]_i_1__0/O
                         net (fo=4, routed)           0.032     2.668    bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[6]_0[4]
    SLICE_X10Y73         FDRE                                         r  bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.418     2.685    bram_i/accel_top_0/inst/tx_fifo/clk
    SLICE_X10Y73         FDRE                                         r  bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[8]/C
                         clock pessimism             -0.199     2.486    
    SLICE_X10Y73         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.587    bram_i/accel_top_0/inst/tx_fifo/wrptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key_q_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.145ns (51.385%)  route 0.137ns (48.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.120ns (routing 1.186ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.361ns (routing 1.299ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.120     2.336    bram_i/aes_accel_0/inst/genblk2[8].aesblock0/clk
    SLICE_X10Y24         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key_q_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.448 r  bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key_q_reg[0][25]/Q
                         net (fo=4, routed)           0.106     2.554    bram_i/aes_accel_0/inst/genblk2[8].aesblock0/key[9]_136[1]
    SLICE_X9Y25          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.033     2.587 r  bram_i/aes_accel_0/inst/genblk2[8].aesblock0/data_out_q[1][25]_i_1__6/O
                         net (fo=1, routed)           0.031     2.618    bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][31]_4[25]
    SLICE_X9Y25          FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.361     2.628    bram_i/aes_accel_0/inst/genblk2[9].aesblock0/clk
    SLICE_X9Y25          FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][25]/C
                         clock pessimism             -0.196     2.432    
    SLICE_X9Y25          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.533    bram_i/aes_accel_0/inst/genblk2[9].aesblock0/data_out_q_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/accel_top_0/inst/slv_regs/rdata_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.198ns (65.132%)  route 0.106ns (34.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.199ns (routing 1.186ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.299ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.199     2.415    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X20Y97         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.528 r  bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][50]/Q
                         net (fo=1, routed)           0.077     2.605    bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2]_1[50]
    SLICE_X19Y97         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.085     2.690 r  bram_i/accel_top_0/inst/slv_regs/rdata[50]_i_1/O
                         net (fo=1, routed)           0.029     2.719    bram_i/accel_top_0/inst/slv_regs/mem[50]
    SLICE_X19Y97         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/rdata_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.465     2.732    bram_i/accel_top_0/inst/slv_regs/clk
    SLICE_X19Y97         FDRE                                         r  bram_i/accel_top_0/inst/slv_regs/rdata_reg[50]/C
                         clock pessimism             -0.199     2.533    
    SLICE_X19Y97         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.634    bram_i/accel_top_0/inst/slv_regs/rdata_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bram_i/aes_accel_0/inst/genblk2[6].aesblock0/key_q_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            bram_i/aes_accel_0/inst/genblk2[7].aesblock0/key_q_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.159ns (49.982%)  route 0.159ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.137ns (routing 1.186ns, distribution 0.951ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.299ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.137     2.353    bram_i/aes_accel_0/inst/genblk2[6].aesblock0/clk
    SLICE_X16Y32         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[6].aesblock0/key_q_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.465 r  bram_i/aes_accel_0/inst/genblk2[6].aesblock0/key_q_reg[2][15]/Q
                         net (fo=3, routed)           0.147     2.612    bram_i/aes_accel_0/inst/genblk2[6].aesblock0/key[7]_102[87]
    SLICE_X16Y26         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     2.659 r  bram_i/aes_accel_0/inst/genblk2[6].aesblock0/key_q[3][15]_i_1__6/O
                         net (fo=1, routed)           0.012     2.671    bram_i/aes_accel_0/inst/genblk2[7].aesblock0/key_q_reg[3][31]_9[15]
    SLICE_X16Y26         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[7].aesblock0/key_q_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.413     2.680    bram_i/aes_accel_0/inst/genblk2[7].aesblock0/clk
    SLICE_X16Y26         FDRE                                         r  bram_i/aes_accel_0/inst/genblk2[7].aesblock0/key_q_reg[3][15]/C
                         clock pessimism             -0.196     2.484    
    SLICE_X16Y26         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.586    bram_i/aes_accel_0/inst/genblk2[7].aesblock0/key_q_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.333       1.373      RAMB36_X0Y14  bram_i/accel_top_0/inst/rx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         3.333       1.373      RAMB36_X0Y14  bram_i/accel_top_0/inst/rx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.333       1.373      RAMB36_X0Y16  bram_i/accel_top_0/inst/rx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         3.333       1.373      RAMB36_X0Y16  bram_i/accel_top_0/inst/rx_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.333       1.373      RAMB36_X0Y12  bram_i/accel_top_0/inst/tx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         3.333       1.373      RAMB36_X0Y12  bram_i/accel_top_0/inst/tx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.333       1.373      RAMB36_X0Y13  bram_i/accel_top_0/inst/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         1.666       0.904      SLICE_X2Y108  bram_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         1.666       0.904      SLICE_X2Y108  bram_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.577         1.667       1.090      RAMB36_X0Y14  bram_i/accel_top_0/inst/rx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.577         1.666       1.089      RAMB36_X0Y14  bram_i/accel_top_0/inst/rx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      bram_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         1.666       0.904      SLICE_X2Y108  bram_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         1.667       0.905      SLICE_X2Y108  bram_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.577         1.666       1.089      RAMB36_X0Y14  bram_i/accel_top_0/inst/rx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.577         1.667       1.090      RAMB36_X0Y14  bram_i/accel_top_0/inst/rx_fifo/mem_reg_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.129ns  (logic 0.228ns (10.709%)  route 1.901ns (89.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.158ns (routing 1.186ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.526     1.526    bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y109         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.754 r  bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.375     2.129    bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y109         FDRE                                         r  bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        2.158     2.374    bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y109         FDRE                                         r  bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.106ns (12.485%)  route 0.743ns (87.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.444ns (routing 0.782ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.626     0.626    bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y109         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.732 r  bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.117     0.849    bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y109         FDRE                                         r  bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  bram_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    bram_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  bram_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=3775, routed)        1.444     1.631    bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y109         FDRE                                         r  bram_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





