// Seed: 1155068654
module module_0 ();
  always @(1'h0 == id_1, posedge id_1) begin
    id_1 <= 1;
    if (1'h0) id_1 <= 1'h0;
  end
  wire id_2;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input wor id_2,
    input wor id_3,
    output tri1 id_4,
    input wire id_5,
    output uwire id_6,
    input wire id_7,
    input supply1 id_8
);
  always @(posedge id_2) begin
    id_4 = 1;
    $display;
    id_1 <= 1;
  end
  wire id_10 = id_10;
  wire id_11;
  module_0();
endmodule
