
---------- Begin Simulation Statistics ----------
final_tick                               191782665500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 861008                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670540                       # Number of bytes of host memory used
host_op_rate                                  1113742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   116.14                       # Real time elapsed on the host
host_tick_rate                             1651261545                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129353490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.191783                       # Number of seconds simulated
sim_ticks                                191782665500                       # Number of ticks simulated
system.cpu.Branches                           5555718                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129353490                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        383565331                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  383565331                       # Number of busy cycles
system.cpu.num_cc_register_reads             37536336                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52077182                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5078798                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5734498                       # Number of float alu accesses
system.cpu.num_fp_insts                       5734498                       # number of float instructions
system.cpu.num_fp_register_reads              4648737                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4867956                       # number of times the floating registers were written
system.cpu.num_func_calls                      317051                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125241022                       # Number of integer alu accesses
system.cpu.num_int_insts                    125241022                       # number of integer instructions
system.cpu.num_int_register_reads           293410038                       # number of times the integer registers were read
system.cpu.num_int_register_writes          113873586                       # number of times the integer registers were written
system.cpu.num_load_insts                    43555354                       # Number of load instructions
system.cpu.num_mem_refs                      50714744                       # number of memory refs
system.cpu.num_store_insts                    7159390                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                550507      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  73097378     56.50%     56.92% # Class of executed instruction
system.cpu.op_class::IntMult                   132844      0.10%     57.02% # Class of executed instruction
system.cpu.op_class::IntDiv                   1253858      0.97%     57.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1903691      1.47%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                      494      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   218994      0.17%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      180      0.00%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180632      0.14%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  402789      0.31%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShift                     34      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              322927      0.25%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              493438      0.38%     60.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               62796      0.05%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              49007      0.04%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::MemRead                 42068750     32.51%     93.32% # Class of executed instruction
system.cpu.op_class::MemWrite                 6726912      5.20%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1486604      1.15%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             432478      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129384313                       # Class of executed instruction
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        31996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        29387                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        67258                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          29387                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50639196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50639196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50651003                       # number of overall hits
system.cpu.dcache.overall_hits::total        50651003                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34165                       # number of overall misses
system.cpu.dcache.overall_misses::total         34165                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1096463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1096463500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1096463500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1096463500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50669814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50669814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50685168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50685168                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000604                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000604                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35811.075185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35811.075185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32093.180155                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32093.180155                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29212                       # number of writebacks
system.cpu.dcache.writebacks::total             29212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           17                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33803                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1063966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1063966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1159631500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1159631500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34768.994477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34768.994477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34305.579386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34305.579386                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31755                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43535579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43535579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    225745500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    225745500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43541163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43541163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40427.202722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40427.202722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    218282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    218282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39209.987426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39209.987426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7103617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7103617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    870718000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    870718000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7128651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7128651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34781.417273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34781.417273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        25034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    845684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    845684000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33781.417273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33781.417273                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3547                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3547                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.231015                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.231015                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3202                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3202                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     95665500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     95665500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.208545                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.208545                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29876.795753                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29876.795753                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.485735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50684806                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1499.417389                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.485735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988518                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101404139                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101404139                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43556518                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7159438                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139917601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139917601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139917601                       # number of overall hits
system.cpu.icache.overall_hits::total       139917601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1459                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1459                       # number of overall misses
system.cpu.icache.overall_misses::total          1459                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    114663000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114663000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114663000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114663000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139919060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139919060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139919060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139919060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78590.130226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78590.130226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78590.130226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78590.130226                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          241                       # number of writebacks
system.cpu.icache.writebacks::total               241                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1459                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1459                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1459                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1459                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113204000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113204000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77590.130226                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77590.130226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77590.130226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77590.130226                       # average overall mshr miss latency
system.cpu.icache.replacements                    241                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139917601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139917601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1459                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114663000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114663000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78590.130226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78590.130226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1459                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77590.130226                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77590.130226                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1209.197294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139919060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1459                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95900.657985                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1209.197294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.590428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.590428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.594727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279839579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279839579                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139919060                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 191782665500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23104                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23122                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data               23104                       # number of overall hits
system.l2.overall_hits::total                   23122                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1441                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10699                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12140                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1441                       # number of overall misses
system.l2.overall_misses::.cpu.data             10699                       # number of overall misses
system.l2.overall_misses::total                 12140                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    110824500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    866326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        977150500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    110824500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    866326000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       977150500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.987663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.316510                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.344280                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.316510                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.344280                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76908.049965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80972.614263                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80490.156507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76908.049965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80972.614263                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80490.156507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5434                       # number of writebacks
system.l2.writebacks::total                      5434                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     96414500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    759336000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    855750500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     96414500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    759336000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    855750500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.316510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.344280                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.316510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.344280                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66908.049965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70972.614263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70490.156507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66908.049965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70972.614263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70490.156507                       # average overall mshr miss latency
system.l2.replacements                          35141                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29212                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          241                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              241                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          241                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          241                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2284                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2284                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             17260                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17260                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7774                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    626902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     626902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         25034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.310538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.310538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80640.854129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80640.854129                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    549162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    549162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.310538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.310538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70640.854129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70640.854129                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    110824500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110824500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76908.049965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76908.049965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     96414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66908.049965                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66908.049965                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    239424000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    239424000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.333561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.333561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81854.358974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81854.358974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    210174000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    210174000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.333561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.333561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71854.358974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71854.358974                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2040.023750                       # Cycle average of tags in use
system.l2.tags.total_refs                       64974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.747130                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1462.812045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.538308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       552.673397                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.714264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.269860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996105                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1675                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    171705                       # Number of tag accesses
system.l2.tags.data_accesses                   171705                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      5300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.063407734500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          311                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          311                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               77461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4979                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5434                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12140                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5434                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    616                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   134                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5434                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.009646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.093347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    246.180742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           310     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           311                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.977492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.947031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              161     51.77%     51.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              146     46.95%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      1.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           311                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   39424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  776960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               347776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  191184332500                       # Total gap between requests
system.mem_ctrls.avgGap                   10878817.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        92224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       645312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       337920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 480877.663054484990                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3364808.797070348170                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1761994.490581318969                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        10699                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5434                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     37579500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    328280250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4511700430750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26078.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30683.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 830272438.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        92224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       684736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        776960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        92224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        92224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       347776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       347776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        10699                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          12140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         5434                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          5434                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       480878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3570375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4051252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       480878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       480878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1813386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1813386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1813386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       480878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3570375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5864638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11524                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5280                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               149784750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              57620000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          365859750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12997.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31747.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6159                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4385                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6260                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   171.798083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.436835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   240.611481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4056     64.79%     64.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1190     19.01%     83.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          244      3.90%     87.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          184      2.94%     90.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          100      1.60%     92.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      1.23%     93.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           68      1.09%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           58      0.93%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          283      4.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6260                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                737536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             337920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.845686                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.761994                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        23462040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        12470370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       44346540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14955300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15138583200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7065712590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  67694470080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89994000120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.249918                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 175918038750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6403800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9460826750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        21234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        11286330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       37934820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      12606300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15138583200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6489741270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  68179498560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89890884840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.712251                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 177186276750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6403800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8192588750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5434                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2604                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7774                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4366                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32318                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        32318                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32318                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1124736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1124736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1124736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12140                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            41986500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           64925000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          241                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25034                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1459                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8769                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3159                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        99361                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                102520                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       108800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4032960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4141760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35141                       # Total snoops (count)
system.tol2bus.snoopTraffic                    347776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            70403                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417411                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493135                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41016     58.26%     58.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29387     41.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70403                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 191782665500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           63082000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2188500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50704500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
