// Seed: 4291395814
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_3 = 0;
  inout wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input wor id_4
);
  wor id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic [1 : 1] id_7;
  ;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always @(posedge 1 or negedge id_2) force id_1 = id_2;
  logic id_3;
endmodule
