
---------- Begin Simulation Statistics ----------
final_tick                                33193129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209443                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437600                       # Number of bytes of host memory used
host_op_rate                                   371306                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    90.59                       # Real time elapsed on the host
host_tick_rate                              366407478                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18973596                       # Number of instructions simulated
sim_ops                                      33636907                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033193                       # Number of seconds simulated
sim_ticks                                 33193129000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.638626                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501867                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32888                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1226                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       33874369                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.150634                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366947                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          221                       # TLB misses on write requests
system.cpu0.numCycles                        66386258                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32511889                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               82                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     82                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    8973596                       # Number of instructions committed
system.cpu1.committedOps                     14720527                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              7.397902                       # CPI: cycles per instruction
system.cpu1.discardedOps                      4681419                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1344141                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2664                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     589209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           89                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       36728491                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.135173                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4318100                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu1.numCycles                        66385780                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              10510      0.07%      0.07% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               12645955     85.91%     85.98% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.02% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1585      0.01%     86.03% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.95%     86.98% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     86.98% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     86.99% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     86.99% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.00% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.00% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.01% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.12%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.13% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.19%     87.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.33% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.24%     87.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.56% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.33%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1139154      7.74%     95.64% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               516105      3.51%     99.14% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.55%     99.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.31%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14720527                       # Class of committed instruction
system.cpu1.tickCycles                       29657289                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       282045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2599052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5198169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            884                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             240281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       133162                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148883                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42789                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42789                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        240281                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       848185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       848185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 848185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26638848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26638848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26638848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            283070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  283070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              283070                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1193239500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1496305500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730882                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730882                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730882                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730882                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1636012                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1636012                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1636012                       # number of overall misses
system.cpu0.icache.overall_misses::total      1636012                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21449274500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21449274500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21449274500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21449274500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366894                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366894                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366894                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366894                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485911                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485911                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485911                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485911                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13110.707318                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13110.707318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13110.707318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13110.707318                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635996                       # number of writebacks
system.cpu0.icache.writebacks::total          1635996                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1636012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1636012                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1636012                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1636012                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19813262500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19813262500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19813262500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19813262500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485911                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485911                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485911                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485911                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12110.707318                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12110.707318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12110.707318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12110.707318                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635996                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730882                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730882                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1636012                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1636012                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21449274500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21449274500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485911                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485911                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13110.707318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13110.707318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1636012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1636012                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19813262500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19813262500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485911                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485911                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12110.707318                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12110.707318                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999562                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366894                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1636012                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.057989                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999562                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28571164                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28571164                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402057                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402057                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402057                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402057                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722627                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722627                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722627                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722627                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14011600500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14011600500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14011600500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14011600500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124684                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124684                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124684                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124684                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175196                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175196                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175196                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175196                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19389.810372                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19389.810372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19389.810372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19389.810372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       426550                       # number of writebacks
system.cpu0.dcache.writebacks::total           426550                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85324                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85324                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637303                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637303                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11023522000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11023522000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11023522000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11023522000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154510                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154510                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154510                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154510                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17297.144372                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17297.144372                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17297.144372                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17297.144372                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637287                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963555                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963555                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466744                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466744                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6958722000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6958722000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430299                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430299                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14909.076496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14909.076496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448649                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448649                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6251117500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6251117500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13933.202793                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13933.202793                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438502                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438502                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255883                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255883                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7052878500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7052878500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27562.903749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27562.903749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4772404500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4772404500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25297.128606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25297.128606                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999588                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039360                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637303                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338210                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999588                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634775                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634775                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4245778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4245778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4245778                       # number of overall hits
system.cpu1.icache.overall_hits::total        4245778                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72258                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72258                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72258                       # number of overall misses
system.cpu1.icache.overall_misses::total        72258                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1553981000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1553981000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1553981000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1553981000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4318036                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4318036                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4318036                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4318036                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.016734                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016734                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.016734                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016734                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21506.006255                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21506.006255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21506.006255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21506.006255                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        72242                       # number of writebacks
system.cpu1.icache.writebacks::total            72242                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        72258                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        72258                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        72258                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        72258                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1481723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1481723000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1481723000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1481723000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.016734                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016734                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.016734                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016734                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20506.006255                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20506.006255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20506.006255                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20506.006255                       # average overall mshr miss latency
system.cpu1.icache.replacements                 72242                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4245778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4245778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72258                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72258                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1553981000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1553981000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4318036                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4318036                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.016734                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016734                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21506.006255                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21506.006255                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        72258                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        72258                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1481723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1481723000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.016734                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016734                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20506.006255                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20506.006255                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999552                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4318036                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            72258                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            59.758587                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999552                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         34616546                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        34616546                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1635625                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1635625                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1635682                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1635682                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       263599                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        263599                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       263656                       # number of overall misses
system.cpu1.dcache.overall_misses::total       263656                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  19367588000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19367588000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  19367588000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19367588000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1899224                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1899224                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1899338                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1899338                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138793                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138793                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138815                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73473.677821                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73473.677821                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73457.793488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73457.793488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       111645                       # number of writebacks
system.cpu1.dcache.writebacks::total           111645                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10112                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10112                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10112                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       253487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       253487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       253544                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       253544                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  18468705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18468705500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  18471117500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18471117500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133469                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133469                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133491                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133491                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72858.590381                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72858.590381                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72851.723961                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72851.723961                       # average overall mshr miss latency
system.cpu1.dcache.replacements                253527                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1094395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1094395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       243267                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       243267                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  18031410000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18031410000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1337662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1337662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.181860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.181860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74121.890762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74121.890762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       241799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       241799                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17709131000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17709131000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.180762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.180762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73239.058061                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73239.058061                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       541230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        541230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1336178000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1336178000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       561562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       561562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.036206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65717.981507                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65717.981507                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8644                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8644                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11688                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11688                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    759574500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    759574500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.020813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64987.551335                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64987.551335                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      2412000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2412000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 42315.789474                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 42315.789474                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999576                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1889225                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           253543                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.451300                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999576                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15448247                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15448247                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1634124                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               64585                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               21695                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2316047                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1634124                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595643                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              64585                       # number of overall hits
system.l2.overall_hits::.cpu1.data              21695                       # number of overall hits
system.l2.overall_hits::total                 2316047                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            231849                       # number of demand (read+write) misses
system.l2.demand_misses::total                 283070                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1888                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41660                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7673                       # number of overall misses
system.l2.overall_misses::.cpu1.data           231849                       # number of overall misses
system.l2.overall_misses::total                283070                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    152656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3518117000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    622024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  17836594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22129391500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    152656000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3518117000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    622024500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  17836594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22129391500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1636012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           72258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          253544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2599117                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1636012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          72258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         253544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2599117                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.106189                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.914433                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108910                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.106189                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.914433                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108910                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80855.932203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84448.319731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81066.662322                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76931.942773                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78176.392765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80855.932203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84448.319731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81066.662322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76931.942773                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78176.392765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              133162                       # number of writebacks
system.l2.writebacks::total                    133162                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       231849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            283070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       231849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           283070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    133776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3101517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    545294500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  15518104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19298691500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    133776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3101517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    545294500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  15518104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19298691500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.106189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.914433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.106189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.914433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108910                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70855.932203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74448.319731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71066.662322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66931.942773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68176.392765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70855.932203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74448.319731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71066.662322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66931.942773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68176.392765                       # average overall mshr miss latency
system.l2.replacements                         282832                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       538195                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           538195                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       538195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       538195                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1708238                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1708238                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1708238                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1708238                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                157553                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           9131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42789                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2844884000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    712593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3557477500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.781229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84523.263414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78041.123645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83140.000935                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2508304000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    621283500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3129587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.781229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74523.263414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68041.123645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73140.000935                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1634124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         64585                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1698709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9561                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    152656000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    622024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    774680500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1636012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        72258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1708270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.106189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80855.932203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81066.662322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81025.049681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9561                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    133776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    545294500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    679070500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.106189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70855.932203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71066.662322                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71025.049681                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440647                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        19138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       222718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          230720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    673233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17124000500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17797233500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       241856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        690505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017836                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.920870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.334132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84133.091727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76886.468539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77137.801231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       222718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       230720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    593213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14896820500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15490033500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.920870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.334132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74133.091727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66886.468539                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67137.801231                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.166574                       # Cycle average of tags in use
system.l2.tags.total_refs                     5198071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    283856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.312352                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.514722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.006206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      549.385347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        7.629789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      248.630512                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.048354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.536509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.007451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.242803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999186                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41869208                       # Number of tag accesses
system.l2.tags.data_accesses                 41869208                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        120832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2666240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        491072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      14838336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18116480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       120832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       491072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        611904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8522368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8522368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         231849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              283070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       133162                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3640271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80325058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14794387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        447030348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             545790064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3640271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14794387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18434659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      256750968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            256750968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      256750968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3640271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80325058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14794387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       447030348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            802541032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    133132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    230644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000309806500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              694000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             125284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      283070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133162                       # Number of write requests accepted
system.mem_ctrls.readBursts                    283070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             84358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2957                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2376022750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1409270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7660785250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8429.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27179.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112912                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                283070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               133162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    441.414377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.501230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.432920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12465     20.72%     20.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13866     23.05%     43.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7112     11.82%     55.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5021      8.35%     63.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2925      4.86%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2204      3.66%     72.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1745      2.90%     75.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1571      2.61%     77.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13256     22.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.212322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.876314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.404059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6210     77.61%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           454      5.67%     83.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           545      6.81%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          475      5.94%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          268      3.35%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           19      0.24%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.06%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.02%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8002                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.634716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.608310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.955011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5384     67.28%     67.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              384      4.80%     72.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2035     25.43%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.19%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.26%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8002                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18038656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8519104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18116480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8522368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       256.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    545.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    256.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33192885500                       # Total gap between requests
system.mem_ctrls.avgGap                      79746.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       120832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2665536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       491072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     14761216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8519104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3640271.454974913504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80303848.425979956985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14794387.115478023887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 444706975.350229859352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 256652634.344897091389                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       231849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       133162                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     56334750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1384990000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    230885750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5988574750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 807263669000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29838.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33245.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30090.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25829.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6062267.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            174315960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             92647335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           785078700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          268871760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2620210320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11825063250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2788213920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18554401245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.983193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7118201250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1108380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24966547750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            255269280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            135678840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1227358860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          425967660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2620210320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13405458360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1457354880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19527298200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.293384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3647282500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1108380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28437466500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2398774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       671357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1708238                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          502289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1708270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       690505                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4908020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       216758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       760614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7797285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209408512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68086592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9248000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     23372032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              310115136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          282832                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8522368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2881949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017511                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2881065     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    884      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2881949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4845517500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         384255103                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         108534205                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956029848                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2454089856                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33193129000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
