{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683303004845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683303004847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 09:10:04 2023 " "Processing started: Fri May 05 09:10:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683303004847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303004847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3 -c 3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3 -c 3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303004847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683303005469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683303005469 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "3.bdf " "Can't analyze file -- file 3.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683303014094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compare.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/compare.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303014110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303014110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303014115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303014115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303014115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303014115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/Users/liuser/Documents/eec18/3/mux21.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303014115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303014115 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/adder.bdf " "Can't analyze file -- file output_files/adder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683303014130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/part_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/part_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part_b " "Found entity 1: part_b" {  } { { "output_files/part_b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303014130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303014130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part_b " "Elaborating entity \"part_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683303014162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303014194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683303014194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst " "Elaborating entity \"adder\" for hierarchy \"adder:inst\"" {  } { { "output_files/part_b.bdf" "inst" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { { 400 200 296 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683303014194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 adder:inst\|mux21:mux " "Elaborating entity \"mux21\" for hierarchy \"adder:inst\|mux21:mux\"" {  } { { "adder.bdf" "mux" { Schematic "C:/Users/liuser/Documents/eec18/3/adder.bdf" { { 312 472 552 392 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683303014210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component\"" {  } { { "mux21.v" "LPM_MUX_component" { Text "C:/Users/liuser/Documents/eec18/3/mux21.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683303014277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component\"" {  } { { "mux21.v" "" { Text "C:/Users/liuser/Documents/eec18/3/mux21.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683303014277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683303014277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683303014277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683303014277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683303014277 ""}  } { { "mux21.v" "" { Text "C:/Users/liuser/Documents/eec18/3/mux21.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683303014277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "C:/Users/liuser/Documents/eec18/3/db/mux_t5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683303014330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303014330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"adder:inst\|mux21:mux\|lpm_mux:LPM_MUX_component\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683303014330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "output_files/part_b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { { 440 320 496 456 "LEDR\[0\]" "" } { 328 320 496 344 "LEDR\[1\]" "" } { 216 320 496 232 "LEDR\[2\]" "" } { 200 320 496 216 "LEDR\[3\]" "" } { 512 320 496 528 "LEDR\[9..4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683303014762 "|part_b|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "output_files/part_b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { { 440 320 496 456 "LEDR\[0\]" "" } { 328 320 496 344 "LEDR\[1\]" "" } { 216 320 496 232 "LEDR\[2\]" "" } { 200 320 496 216 "LEDR\[3\]" "" } { 512 320 496 528 "LEDR\[9..4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683303014762 "|part_b|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "output_files/part_b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { { 440 320 496 456 "LEDR\[0\]" "" } { 328 320 496 344 "LEDR\[1\]" "" } { 216 320 496 232 "LEDR\[2\]" "" } { 200 320 496 216 "LEDR\[3\]" "" } { 512 320 496 528 "LEDR\[9..4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683303014762 "|part_b|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "output_files/part_b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { { 440 320 496 456 "LEDR\[0\]" "" } { 328 320 496 344 "LEDR\[1\]" "" } { 216 320 496 232 "LEDR\[2\]" "" } { 200 320 496 216 "LEDR\[3\]" "" } { 512 320 496 528 "LEDR\[9..4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683303014762 "|part_b|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "output_files/part_b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { { 440 320 496 456 "LEDR\[0\]" "" } { 328 320 496 344 "LEDR\[1\]" "" } { 216 320 496 232 "LEDR\[2\]" "" } { 200 320 496 216 "LEDR\[3\]" "" } { 512 320 496 528 "LEDR\[9..4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683303014762 "|part_b|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "output_files/part_b.bdf" "" { Schematic "C:/Users/liuser/Documents/eec18/3/output_files/part_b.bdf" { { 440 320 496 456 "LEDR\[0\]" "" } { 328 320 496 344 "LEDR\[1\]" "" } { 216 320 496 232 "LEDR\[2\]" "" } { 200 320 496 216 "LEDR\[3\]" "" } { 512 320 496 528 "LEDR\[9..4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683303014762 "|part_b|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683303014762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683303014815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683303015431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683303015431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683303015893 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683303015893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683303015893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683303015893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683303015915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 09:10:15 2023 " "Processing ended: Fri May 05 09:10:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683303015915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683303015915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683303015915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683303015915 ""}
