0.7
2020.2
Oct 13 2023
20:21:30
/home/ramdas/Vidyaleap/Assignment4/Assignment4.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_carry_look_ahead_adder.v,1706202338,verilog,,,,tb_carry_look_ahead_adder,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_demux_1x4.v,1706205348,verilog,,,,tb_demux_1x4,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_full_adder.v,1706201238,verilog,,,,tb_full_adder,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_full_adder_4bit.v,1706201896,verilog,,,,tb_full_adder_4bit,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_mux_4x1.v,1706199632,verilog,,,,tb_mux_4x1,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/carry_look_ahead_adder.v,1706202260,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_carry_look_ahead_adder.v,,carry_look_ahead_adder,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/demux_1x2_gate.v,1706204532,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/demux_1x4.v,,demux_1x2_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/demux_1x4.v,1706205623,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_demux_1x4.v,,demux_1x4,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/full_adder.v,1706200424,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/full_adder_4bit.v,,full_adder,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/full_adder_4bit.v,1706201619,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/half_adder_gate.v,,full_adder_4bit,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/half_adder_gate.v,1706200095,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_full_adder_4bit.v,,half_adder_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/mux_2x1_gate.v,1706199273,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/mux_4x1.v,,mux_2x1_gate,,,,,,,,
/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sources_1/new/mux_4x1.v,1706199704,verilog,,/home/ramdas/Vidyaleap/Assignment4/Assignment4.srcs/sim_1/new/tb_mux_4x1.v,,mux_4x1,,,,,,,,
