<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SPIRV/SPIRVUtils.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">15.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_ac3785bb61599da224f3f094ecb2eaf7.html">SPIRV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SPIRVUtils.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SPIRVUtils_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--- SPIRVUtils.h ---- SPIR-V Utility Functions -------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains miscellaneous utility functions.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_SPIRV_SPIRVUTILS_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_SPIRV_SPIRVUTILS_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SPIRVBaseInfo_8h.html">MCTargetDesc/SPIRVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IRBuilder_8h.html">llvm/IR/IRBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span>MCInst;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MachineInstrBuilder;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MachineIRBuilder;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span><a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>StringRef;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>SPIRVInstrInfo;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// Add the given string as a series of integer operand, inserting null</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// terminators and padding to make sure the operands all have 32-bit</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// little-endian words.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keywordtype">void</span> <a class="code" href="SPIRVUtils_8h.html#a7a99af8ac70e326a8bfef6daca369f3e">addStringImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> &amp;Str, <a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keywordtype">void</span> <a class="code" href="SPIRVUtils_8h.html#a7a99af8ac70e326a8bfef6daca369f3e">addStringImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> &amp;Str, <a class="code" href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a> &amp;MIB);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keywordtype">void</span> <a class="code" href="SPIRVUtils_8h.html#a7a99af8ac70e326a8bfef6daca369f3e">addStringImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> &amp;Str, <a class="code" href="classllvm_1_1IRBuilder.html">llvm::IRBuilder&lt;&gt;</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                  std::vector&lt;llvm::Value *&gt; &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// Read the series of integer operands back as a null-terminated string using</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// the reverse of the logic in addStringImm.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;std::string <a class="code" href="SPIRVUtils_8h.html#a8769482756fb103aaa213f9dd84ea2d4">getStringImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> StartIndex);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// Add the given numerical immediate to MIB.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keywordtype">void</span> <a class="code" href="SPIRVUtils_8h.html#ab27e6b90cddc5a84c383d2caab4deeed">addNumImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">llvm::APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a> &amp;MIB);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// Add an OpName instruction for the given target register.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keywordtype">void</span> <a class="code" href="SPIRVUtils_8h.html#a76899073e20d0c3ab0856f82eecb72aa">buildOpName</a>(<a class="code" href="classllvm_1_1Register.html">llvm::Register</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> &amp;<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a> &amp;MIRBuilder);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// Add an OpDecorate instruction for the given Reg.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keywordtype">void</span> <a class="code" href="SPIRVUtils_8h.html#aa8ab3d4ea8a8e04dac5d3dcbbd8b6e7e">buildOpDecorate</a>(<a class="code" href="classllvm_1_1Register.html">llvm::Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                     <a class="code" href="namespacellvm_1_1SPIRV.html#a555a92aee7e906346c2dc68accc06d68">llvm::SPIRV::Decoration</a> Dec,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                     <span class="keyword">const</span> std::vector&lt;uint32_t&gt; &amp;DecArgs,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                     <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> StrImm = <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keywordtype">void</span> <a class="code" href="SPIRVUtils_8h.html#aa8ab3d4ea8a8e04dac5d3dcbbd8b6e7e">buildOpDecorate</a>(<a class="code" href="classllvm_1_1Register.html">llvm::Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SPIRVInstrInfo.html">llvm::SPIRVInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                     <a class="code" href="namespacellvm_1_1SPIRV.html#a555a92aee7e906346c2dc68accc06d68">llvm::SPIRV::Decoration</a> Dec,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                     <span class="keyword">const</span> std::vector&lt;uint32_t&gt; &amp;DecArgs,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                     <a class="code" href="classllvm_1_1StringRef.html">llvm::StringRef</a> StrImm = <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// Convert a SPIR-V storage class to the corresponding LLVM IR address space.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="SPIRVUtils_8h.html#adbf946ec714a61ba5a63ea4d5bbcbb2b">storageClassToAddressSpace</a>(<a class="code" href="namespacellvm_1_1SPIRV.html#a6fe3b53db27395a959d5493a0a6aeb50">llvm::SPIRV::StorageClass</a> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// Convert an LLVM IR address space to a SPIR-V storage class.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<a class="code" href="namespacellvm_1_1SPIRV.html#a6fe3b53db27395a959d5493a0a6aeb50">llvm::SPIRV::StorageClass</a> <a class="code" href="SPIRVUtils_8h.html#a4540ca19a6200a24351c54d4aa484b5d">addressSpaceToStorageClass</a>(<span class="keywordtype">unsigned</span> AddrSpace);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<a class="code" href="namespacellvm_1_1SPIRV.html#a955151d91c74248cde164521d16e05d3">llvm::SPIRV::MemorySemantics</a></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<a class="code" href="SPIRVUtils_8h.html#a461ea45557f138eae2c5bd228bd3fbd4">getMemSemanticsForStorageClass</a>(<a class="code" href="namespacellvm_1_1SPIRV.html#a6fe3b53db27395a959d5493a0a6aeb50">llvm::SPIRV::StorageClass</a> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<a class="code" href="namespacellvm_1_1SPIRV.html#a955151d91c74248cde164521d16e05d3">llvm::SPIRV::MemorySemantics</a> <a class="code" href="SPIRVUtils_8h.html#a6b81d8ea15ada2f3888dbfa31029f18f">getMemSemantics</a>(<a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a> Ord);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Find def instruction for the given ConstReg, walking through</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// spv_track_constant and ASSIGN_TYPE instructions. Updates ConstReg by def</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// of OpConstant instruction.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> *</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<a class="code" href="SPIRVUtils_8h.html#ab2239fe2061f168b90ee3b97ee7c0a9c">getDefInstrMaybeConstant</a>(<a class="code" href="classllvm_1_1Register.html">llvm::Register</a> &amp;ConstReg,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// Get constant integer value of the given ConstReg.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="SPIRVUtils_8h.html#ab10268346a8dcba56e063315ad650b2c">getIConstVal</a>(<a class="code" href="classllvm_1_1Register.html">llvm::Register</a> ConstReg,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Check if MI is a SPIR-V specific intrinsic call.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="SPIRVUtils_8h.html#a7776fbbd753554735a60fc265abc280e">isSpvIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a> IntrinsicID);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// Get type of i-th operand of the metadata node.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<a class="code" href="classllvm_1_1Type.html">llvm::Type</a> *<a class="code" href="SPIRVUtils_8h.html#a89b4d0bc6ec1b955dd0c7eec339e110d">getMDOperandAsType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">llvm::MDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_SPIRV_SPIRVUTILS_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aSPIRVUtils_8h_html_a461ea45557f138eae2c5bd228bd3fbd4"><div class="ttname"><a href="SPIRVUtils_8h.html#a461ea45557f138eae2c5bd228bd3fbd4">getMemSemanticsForStorageClass</a></div><div class="ttdeci">llvm::SPIRV::MemorySemantics getMemSemanticsForStorageClass(llvm::SPIRV::StorageClass SC)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00175">SPIRVUtils.cpp:175</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00105">IRTranslator.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_ab27e6b90cddc5a84c383d2caab4deeed"><div class="ttname"><a href="SPIRVUtils_8h.html#ab27e6b90cddc5a84c383d2caab4deeed">addNumImm</a></div><div class="ttdeci">void addNumImm(const llvm::APInt &amp;Imm, llvm::MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00077">SPIRVUtils.cpp:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00050">MachineRegisterInfo.h:50</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_ab2239fe2061f168b90ee3b97ee7c0a9c"><div class="ttname"><a href="SPIRVUtils_8h.html#ab2239fe2061f168b90ee3b97ee7c0a9c">getDefInstrMaybeConstant</a></div><div class="ttdeci">llvm::MachineInstr * getDefInstrMaybeConstant(llvm::Register &amp;ConstReg, const llvm::MachineRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00211">SPIRVUtils.cpp:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder&lt;&gt;</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a555a92aee7e906346c2dc68accc06d68"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a555a92aee7e906346c2dc68accc06d68">llvm::SPIRV::Decoration</a></div><div class="ttdeci">Decoration</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVBaseInfo_8h_source.html#l00456">SPIRVBaseInfo.h:456</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_a7776fbbd753554735a60fc265abc280e"><div class="ttname"><a href="SPIRVUtils_8h.html#a7776fbbd753554735a60fc265abc280e">isSpvIntrinsic</a></div><div class="ttdeci">bool isSpvIntrinsic(llvm::MachineInstr &amp;MI, llvm::Intrinsic::ID IntrinsicID)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00231">SPIRVUtils.cpp:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_adbf946ec714a61ba5a63ea4d5bbcbb2b"><div class="ttname"><a href="SPIRVUtils_8h.html#adbf946ec714a61ba5a63ea4d5bbcbb2b">storageClassToAddressSpace</a></div><div class="ttdeci">unsigned storageClassToAddressSpace(llvm::SPIRV::StorageClass SC)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00137">SPIRVUtils.cpp:137</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_a7a99af8ac70e326a8bfef6daca369f3e"><div class="ttname"><a href="SPIRVUtils_8h.html#a7a99af8ac70e326a8bfef6daca369f3e">addStringImm</a></div><div class="ttdeci">void addStringImm(const llvm::StringRef &amp;Str, llvm::MCInst &amp;Inst)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00048">SPIRVUtils.cpp:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00858">SIDefines.h:858</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdeci">@ SC</div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call.</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00418">PPCISelLowering.h:418</a></div></div>
<div class="ttc" id="aSPIRVBaseInfo_8h_html"><div class="ttname"><a href="SPIRVBaseInfo_8h.html">SPIRVBaseInfo.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_a4540ca19a6200a24351c54d4aa484b5d"><div class="ttname"><a href="SPIRVUtils_8h.html#a4540ca19a6200a24351c54d4aa484b5d">addressSpaceToStorageClass</a></div><div class="ttdeci">llvm::SPIRV::StorageClass addressSpaceToStorageClass(unsigned AddrSpace)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00156">SPIRVUtils.cpp:156</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a955151d91c74248cde164521d16e05d3"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a955151d91c74248cde164521d16e05d3">llvm::SPIRV::MemorySemantics</a></div><div class="ttdeci">MemorySemantics</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVBaseInfo_8h_source.html#l00647">SPIRVBaseInfo.h:647</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00219">MachineIRBuilder.h:219</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_a8769482756fb103aaa213f9dd84ea2d4"><div class="ttname"><a href="SPIRVUtils_8h.html#a8769482756fb103aaa213f9dd84ea2d4">getStringImm</a></div><div class="ttdeci">std::string getStringImm(const llvm::MachineInstr &amp;MI, unsigned StartIndex)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00073">SPIRVUtils.cpp:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPIRV_html_a6fe3b53db27395a959d5493a0a6aeb50"><div class="ttname"><a href="namespacellvm_1_1SPIRV.html#a6fe3b53db27395a959d5493a0a6aeb50">llvm::SPIRV::StorageClass</a></div><div class="ttdeci">StorageClass</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVBaseInfo_8h_source.html#l00255">SPIRVBaseInfo.h:255</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_a6b81d8ea15ada2f3888dbfa31029f18f"><div class="ttname"><a href="SPIRVUtils_8h.html#a6b81d8ea15ada2f3888dbfa31029f18f">getMemSemantics</a></div><div class="ttdeci">llvm::SPIRV::MemorySemantics getMemSemantics(llvm::AtomicOrdering Ord)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00193">SPIRVUtils.cpp:193</a></div></div>
<div class="ttc" id="aIRBuilder_8h_html"><div class="ttname"><a href="IRBuilder_8h.html">IRBuilder.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node.</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00944">Metadata.h:944</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_aa8ab3d4ea8a8e04dac5d3dcbbd8b6e7e"><div class="ttname"><a href="SPIRVUtils_8h.html#aa8ab3d4ea8a8e04dac5d3dcbbd8b6e7e">buildOpDecorate</a></div><div class="ttdeci">void buildOpDecorate(llvm::Register Reg, llvm::MachineIRBuilder &amp;MIRBuilder, llvm::SPIRV::Decoration Dec, const std::vector&lt; uint32_t &gt; &amp;DecArgs, llvm::StringRef StrImm=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00116">SPIRVUtils.cpp:116</a></div></div>
<div class="ttc" id="aclassllvm_1_1SPIRVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SPIRVInstrInfo.html">llvm::SPIRVInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SPIRVInstrInfo_8h_source.html#l00024">SPIRVInstrInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00058">StringRef.h:58</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1GraphProgram_html_a0ad4685976f8c4d4a697a53fbe05d10b"><div class="ttname"><a href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">llvm::GraphProgram::Name</a></div><div class="ttdeci">Name</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00050">GraphWriter.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_a76899073e20d0c3ab0856f82eecb72aa"><div class="ttname"><a href="SPIRVUtils_8h.html#a76899073e20d0c3ab0856f82eecb72aa">buildOpName</a></div><div class="ttdeci">void buildOpName(llvm::Register Target, const llvm::StringRef &amp;Name, llvm::MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00099">SPIRVUtils.cpp:99</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_a89b4d0bc6ec1b955dd0c7eec339e110d"><div class="ttname"><a href="SPIRVUtils_8h.html#a89b4d0bc6ec1b955dd0c7eec339e110d">getMDOperandAsType</a></div><div class="ttdeci">llvm::Type * getMDOperandAsType(const llvm::MDNode *N, unsigned I)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00236">SPIRVUtils.cpp:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_a1958a762261549463a280bac3274d6d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a></div><div class="ttdeci">constexpr char Args[]</div><div class="ttdoc">Key for Kernel::Metadata::mArgs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00394">AMDGPUMetadata.h:394</a></div></div>
<div class="ttc" id="aSPIRVUtils_8h_html_ab10268346a8dcba56e063315ad650b2c"><div class="ttname"><a href="SPIRVUtils_8h.html#ab10268346a8dcba56e063315ad650b2c">getIConstVal</a></div><div class="ttdeci">uint64_t getIConstVal(llvm::Register ConstReg, const llvm::MachineRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="SPIRVUtils_8cpp_source.html#l00225">SPIRVUtils.cpp:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00038">TargetTransformInfo.h:38</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 20 2022 07:48:12 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
