INFO: [VRFC 10-2263] Analyzing Verilog file "D:/develop/code/course_design/verilog/verilog_experiment/LAB3_counter_mod10/LAB3_counter_mod10.srcs/sources_1/new/counter_mod10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/develop/code/course_design/verilog/verilog_experiment/LAB3_counter_mod10/LAB3_counter_mod10.srcs/sim_1/new/counter_mod10_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod10_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/develop/code/course_design/verilog/verilog_experiment/LAB3_counter_mod10/LAB3_counter_mod10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
