;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SPL 180, 207
	SPL 0, 2
	SUB @121, 106
	SUB 10, 200
	ADD 10, 20
	SUB @121, 106
	SLT 2, 20
	JMP @270, @9
	JMP -1, @-20
	SPL 0, 2
	JMP -1, @-20
	JMZ 440, 9
	SUB 2, 20
	SUB @121, 733
	SUB 0, @0
	DJN 439, 9
	ADD 440, 9
	JMP 0, #2
	SUB 0, @0
	JMN -1, @-26
	SUB @2, 2
	ADD #0, -40
	SPL @300, 90
	SUB @2, 2
	ADD @2, 2
	ADD 30, 9
	SUB 300, -94
	JMZ 2, 20
	SPL -7, @-420
	SPL -7, @-420
	SPL @300, 90
	ADD @2, 2
	SUB -10, 90
	MOV -7, <-20
	SUB @2, 2
	SUB @2, 2
	JMN 0, 2
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 100, 207
	SPL 0, <402
	CMP -207, <-128
	SPL 100, 207
	SPL 100, 207
	SUB @121, 106
	SPL 0, 2
