# vlsi_verilog_projects
Starts form the basic gate level to finite state machines and some applications like ALU
