Library ieee;
use ieee.std_logic_1164.all;
Entity MUX2TO1 is
Port(S: in std_logic;
	A,B: in std_logic_vector(3 downto 0);
	Z: out std_logic_vector(3 downto 0));
end MUX2TO1;
Architecture comportamiento of MUX2TO1 is
Begin
	With S select
		Z<=A when '0',
			B when OTHERS;
end comportamiento;
