
L432KC_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c64  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001df0  08001df0  00011df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e30  08001e30  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001e30  08001e30  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e30  08001e30  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e30  08001e30  00011e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e34  08001e34  00011e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001e38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001e44  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001e44  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ee5  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015ef  00000000  00000000  00027f21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  00029510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000618  00000000  00000000  00029be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f002  00000000  00000000  0002a1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007588  00000000  00000000  000491fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bb06f  00000000  00000000  00050782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010b7f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001988  00000000  00000000  0010b844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001dd8 	.word	0x08001dd8

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08001dd8 	.word	0x08001dd8

080001cc <vL432kc_DeInit>:

static void SystemClock_Config(void);
static void MX_GPIO_Init(void);

static void vL432kc_DeInit(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001d0:	b672      	cpsid	i
}
 80001d2:	bf00      	nop
  // Deinitialization and jump parts from
  // https://github.com/viktorvano/STM32-Bootloader/blob/master/STM32F103C8T6_Bootloader/Core/Inc/bootloader.h

  __disable_irq();

  HAL_GPIO_DeInit(LD3_GPIO_Port, LD3_Pin);
 80001d4:	2108      	movs	r1, #8
 80001d6:	4812      	ldr	r0, [pc, #72]	; (8000220 <vL432kc_DeInit+0x54>)
 80001d8:	f000 fdb0 	bl	8000d3c <HAL_GPIO_DeInit>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 80001dc:	4b11      	ldr	r3, [pc, #68]	; (8000224 <vL432kc_DeInit+0x58>)
 80001de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001e0:	4a10      	ldr	r2, [pc, #64]	; (8000224 <vL432kc_DeInit+0x58>)
 80001e2:	f023 0304 	bic.w	r3, r3, #4
 80001e6:	64d3      	str	r3, [r2, #76]	; 0x4c
  __HAL_RCC_GPIOA_CLK_DISABLE();
 80001e8:	4b0e      	ldr	r3, [pc, #56]	; (8000224 <vL432kc_DeInit+0x58>)
 80001ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001ec:	4a0d      	ldr	r2, [pc, #52]	; (8000224 <vL432kc_DeInit+0x58>)
 80001ee:	f023 0301 	bic.w	r3, r3, #1
 80001f2:	64d3      	str	r3, [r2, #76]	; 0x4c
  __HAL_RCC_GPIOB_CLK_DISABLE();
 80001f4:	4b0b      	ldr	r3, [pc, #44]	; (8000224 <vL432kc_DeInit+0x58>)
 80001f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001f8:	4a0a      	ldr	r2, [pc, #40]	; (8000224 <vL432kc_DeInit+0x58>)
 80001fa:	f023 0302 	bic.w	r3, r3, #2
 80001fe:	64d3      	str	r3, [r2, #76]	; 0x4c
  HAL_RCC_DeInit();
 8000200:	f000 ff0c 	bl	800101c <HAL_RCC_DeInit>
  HAL_DeInit();
 8000204:	f000 fab2 	bl	800076c <HAL_DeInit>

  SysTick->CTRL = 0;
 8000208:	4b07      	ldr	r3, [pc, #28]	; (8000228 <vL432kc_DeInit+0x5c>)
 800020a:	2200      	movs	r2, #0
 800020c:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <vL432kc_DeInit+0x5c>)
 8000210:	2200      	movs	r2, #0
 8000212:	605a      	str	r2, [r3, #4]
  SysTick->VAL = 0;
 8000214:	4b04      	ldr	r3, [pc, #16]	; (8000228 <vL432kc_DeInit+0x5c>)
 8000216:	2200      	movs	r2, #0
 8000218:	609a      	str	r2, [r3, #8]
}
 800021a:	bf00      	nop
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	48000400 	.word	0x48000400
 8000224:	40021000 	.word	0x40021000
 8000228:	e000e010 	.word	0xe000e010

0800022c <vDeInitAndJumpToMainFirmware>:


static void vDeInitAndJumpToMainFirmware(void (*pvPlatformSpecificDeinit)(void), uint32_t u32FwAddress)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b088      	sub	sp, #32
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
 8000234:	6039      	str	r1, [r7, #0]
  uint32_t u32FirmwareStackPointerAddress = 0;
 8000236:	2300      	movs	r3, #0
 8000238:	61fb      	str	r3, [r7, #28]
  uint32_t u32FirmwareResetHandlerAddress = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	61bb      	str	r3, [r7, #24]

  uint32_t u32FirmwareOffset = u32FwAddress - FLASH_BOOTLOADER_BEGIN;
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	4a13      	ldr	r2, [pc, #76]	; (8000290 <vDeInitAndJumpToMainFirmware+0x64>)
 8000242:	1a9b      	subs	r3, r3, r2
 8000244:	613b      	str	r3, [r7, #16]
  uint32_t* pu32FwFlashPointer = (uint32_t*)u32FwAddress;
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	617b      	str	r3, [r7, #20]
  uint32_t u32RegistersChecksum = 0;
 800024a:	2300      	movs	r3, #0
 800024c:	60fb      	str	r3, [r7, #12]

  // Read 4 first bytes from FW, the stack pointer
  u32FirmwareStackPointerAddress = *pu32FwFlashPointer;
 800024e:	697b      	ldr	r3, [r7, #20]
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	61fb      	str	r3, [r7, #28]
  // Read 4 next bytes from FW, reset handler address
  pu32FwFlashPointer++;
 8000254:	697b      	ldr	r3, [r7, #20]
 8000256:	3304      	adds	r3, #4
 8000258:	617b      	str	r3, [r7, #20]
  u32FirmwareResetHandlerAddress = *pu32FwFlashPointer;
 800025a:	697b      	ldr	r3, [r7, #20]
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	61bb      	str	r3, [r7, #24]
  // Patch it with offset
  u32FirmwareResetHandlerAddress += u32FirmwareOffset;
 8000260:	693b      	ldr	r3, [r7, #16]
 8000262:	69ba      	ldr	r2, [r7, #24]
 8000264:	4413      	add	r3, r2
 8000266:	61bb      	str	r3, [r7, #24]


  // DEINIT HERE  vL432kc_DeInit();
  pvPlatformSpecificDeinit();
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	4798      	blx	r3
  // Firmware does all the rest needed, system memory remapping, vector table and got operations, etc.

  // Calculate simple checksum of the registers to be passed
  u32RegistersChecksum = u32FwAddress ^ u32FirmwareOffset;
 800026c:	683a      	ldr	r2, [r7, #0]
 800026e:	693b      	ldr	r3, [r7, #16]
 8000270:	4053      	eors	r3, r2
 8000272:	60fb      	str	r3, [r7, #12]

  // Store firmware absolute address to r10 via hoop if we had Cortex-M0
  // NOTE: INSPECT WITH INSTRUCTION STEPPING MODE THAT r6 IS FREE!
  asm ("ldr r6, %0; mov r10, r6"
 8000274:	683e      	ldr	r6, [r7, #0]
 8000276:	46b2      	mov	sl, r6
      :
      :);

  // Store firmware offset to r11 via hoop if we had Cortex-M0
  // NOTE: INSPECT WITH INSTRUCTION STEPPING MODE THAT r6 IS FREE!
  asm ("ldr r6, %0; mov r11, r6;"
 8000278:	693e      	ldr	r6, [r7, #16]
 800027a:	46b3      	mov	fp, r6
      :
      :);

  // Store registers checksum to r12 via hoop if we had Cortex-M0
  // NOTE: INSPECT WITH INSTRUCTION STEPPING MODE THAT r6 IS FREE!
  asm ("ldr r6, %0; mov r12, r6;"
 800027c:	68fe      	ldr	r6, [r7, #12]
 800027e:	46b4      	mov	ip, r6
      :"=m"(u32RegistersChecksum)
      :
      :);

  // Actual jump
  asm("mov sp, %0; bx %1;" : : "r"(u32FirmwareStackPointerAddress), "r"(u32FirmwareResetHandlerAddress));
 8000280:	69fb      	ldr	r3, [r7, #28]
 8000282:	69ba      	ldr	r2, [r7, #24]
 8000284:	469d      	mov	sp, r3
 8000286:	4710      	bx	r2

}
 8000288:	bf00      	nop
 800028a:	3720      	adds	r7, #32
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	08000000 	.word	0x08000000

08000294 <vScanMainFirmwareFlashAddress>:


// Parameter in is the initial address. If we find better address, we set it.
static void vScanMainFirmwareFlashAddress(uint32_t* pu32JumpAddress)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 800029a:	af00      	add	r7, sp, #0
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	6018      	str	r0, [r3, #0]
  uint32_t u32ReadNum = 0;
 80002a0:	2300      	movs	r3, #0
 80002a2:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
  uint32_t* pu32FwFlashReadPointer = (*pu32JumpAddress);
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
  uint32_t u32JumpAddress = *pu32JumpAddress;
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
  uint8_t au8EmptyFlashBuffer[512] = { 0 };
 80002ba:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	3304      	adds	r3, #4
 80002c4:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 80002c8:	2100      	movs	r1, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	f001 fd7c 	bl	8001dc8 <memset>
  uint8_t au8ReadFlashBuffer[512] = { 0 };
 80002d0:	f107 030c 	add.w	r3, r7, #12
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	3304      	adds	r3, #4
 80002da:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 80002de:	2100      	movs	r1, #0
 80002e0:	4618      	mov	r0, r3
 80002e2:	f001 fd71 	bl	8001dc8 <memset>
  uint32_t u32MaxBufReads = (FLASH_FWAREA_END_BOUNDARY - FLASH_FWAREA_BEGIN) / 512;
 80002e6:	4a3e      	ldr	r2, [pc, #248]	; (80003e0 <vScanMainFirmwareFlashAddress+0x14c>)
 80002e8:	4b3e      	ldr	r3, [pc, #248]	; (80003e4 <vScanMainFirmwareFlashAddress+0x150>)
 80002ea:	1ad3      	subs	r3, r2, r3
 80002ec:	0a5b      	lsrs	r3, r3, #9
 80002ee:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
  uint8_t u8Continue = 1;
 80002f2:	2301      	movs	r3, #1
 80002f4:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413

  memset(au8EmptyFlashBuffer, 0xFF, sizeof(au8EmptyFlashBuffer));
 80002f8:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 80002fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000300:	21ff      	movs	r1, #255	; 0xff
 8000302:	4618      	mov	r0, r3
 8000304:	f001 fd60 	bl	8001dc8 <memset>

  for (u32ReadNum = 0; (u32ReadNum < u32MaxBufReads) && u8Continue; u32ReadNum++)
 8000308:	2300      	movs	r3, #0
 800030a:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 800030e:	e04e      	b.n	80003ae <vScanMainFirmwareFlashAddress+0x11a>
  {
    memcpy(au8ReadFlashBuffer, pu32FwFlashReadPointer, 512);
 8000310:	f107 030c 	add.w	r3, r7, #12
 8000314:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000318:	f8d7 1418 	ldr.w	r1, [r7, #1048]	; 0x418
 800031c:	4618      	mov	r0, r3
 800031e:	f001 fd45 	bl	8001dac <memcpy>

    if (memcmp(au8ReadFlashBuffer, au8EmptyFlashBuffer, 512) != 0)
 8000322:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 8000326:	f107 030c 	add.w	r3, r7, #12
 800032a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800032e:	4618      	mov	r0, r3
 8000330:	f001 fd2e 	bl	8001d90 <memcmp>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d02e      	beq.n	8000398 <vScanMainFirmwareFlashAddress+0x104>
    {
      // Found something
      u32JumpAddress = (uint32_t)pu32FwFlashReadPointer;
 800033a:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 800033e:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
      // Need to go trough in 4 byte increments and see what is here
      // Use the same things
      for (u32ReadNum = 0; (u32ReadNum < (512 / 4)) && u8Continue; u32ReadNum++)
 8000342:	2300      	movs	r3, #0
 8000344:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 8000348:	e01e      	b.n	8000388 <vScanMainFirmwareFlashAddress+0xf4>
      {
        if (memcmp(au8EmptyFlashBuffer, pu32FwFlashReadPointer + (u32ReadNum * 4), 4) != 0)
 800034a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800034e:	011b      	lsls	r3, r3, #4
 8000350:	f8d7 2418 	ldr.w	r2, [r7, #1048]	; 0x418
 8000354:	18d1      	adds	r1, r2, r3
 8000356:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800035a:	2204      	movs	r2, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fd17 	bl	8001d90 <memcmp>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d00a      	beq.n	800037e <vScanMainFirmwareFlashAddress+0xea>
        {
          u32JumpAddress += (u32ReadNum * 4);
 8000368:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800036c:	009b      	lsls	r3, r3, #2
 800036e:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 8000372:	4413      	add	r3, r2
 8000374:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
          u8Continue = 0;
 8000378:	2300      	movs	r3, #0
 800037a:	f887 3413 	strb.w	r3, [r7, #1043]	; 0x413
      for (u32ReadNum = 0; (u32ReadNum < (512 / 4)) && u8Continue; u32ReadNum++)
 800037e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8000382:	3301      	adds	r3, #1
 8000384:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 8000388:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800038c:	2b7f      	cmp	r3, #127	; 0x7f
 800038e:	d803      	bhi.n	8000398 <vScanMainFirmwareFlashAddress+0x104>
 8000390:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
 8000394:	2b00      	cmp	r3, #0
 8000396:	d1d8      	bne.n	800034a <vScanMainFirmwareFlashAddress+0xb6>
        }
      }
    }
    pu32FwFlashReadPointer += (512/4);
 8000398:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 800039c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80003a0:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
  for (u32ReadNum = 0; (u32ReadNum < u32MaxBufReads) && u8Continue; u32ReadNum++)
 80003a4:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 80003a8:	3301      	adds	r3, #1
 80003aa:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 80003ae:	f8d7 241c 	ldr.w	r2, [r7, #1052]	; 0x41c
 80003b2:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80003b6:	429a      	cmp	r2, r3
 80003b8:	d203      	bcs.n	80003c2 <vScanMainFirmwareFlashAddress+0x12e>
 80003ba:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d1a6      	bne.n	8000310 <vScanMainFirmwareFlashAddress+0x7c>
  }
  if (u8Continue == 0)
 80003c2:	f897 3413 	ldrb.w	r3, [r7, #1043]	; 0x413
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d104      	bne.n	80003d4 <vScanMainFirmwareFlashAddress+0x140>
  {
    *pu32JumpAddress = u32JumpAddress;
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 80003d2:	601a      	str	r2, [r3, #0]
  }
}
 80003d4:	bf00      	nop
 80003d6:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	08040000 	.word	0x08040000
 80003e4:	08005000 	.word	0x08005000

080003e8 <main>:

int main(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
  uint32_t u32LedCounter = 0;
 80003ee:	2300      	movs	r3, #0
 80003f0:	607b      	str	r3, [r7, #4]
  uint32_t u32JumpAddress = FLASH_FWAREA_BEGIN; // Default jump address
 80003f2:	4b1a      	ldr	r3, [pc, #104]	; (800045c <main+0x74>)
 80003f4:	603b      	str	r3, [r7, #0]

  HAL_Init();
 80003f6:	f000 f9a0 	bl	800073a <HAL_Init>
  SystemClock_Config();
 80003fa:	f000 f837 	bl	800046c <SystemClock_Config>
  MX_GPIO_Init();
 80003fe:	f000 f897 	bl	8000530 <MX_GPIO_Init>

  // the LED on during our flash scavenging
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000402:	2201      	movs	r2, #1
 8000404:	2108      	movs	r1, #8
 8000406:	4816      	ldr	r0, [pc, #88]	; (8000460 <main+0x78>)
 8000408:	f000 fd62 	bl	8000ed0 <HAL_GPIO_WritePin>

  vScanMainFirmwareFlashAddress(&u32JumpAddress);
 800040c:	463b      	mov	r3, r7
 800040e:	4618      	mov	r0, r3
 8000410:	f7ff ff40 	bl	8000294 <vScanMainFirmwareFlashAddress>

  // Run high frequency for a brief while, then jump
  for (u32LedCounter = 0; u32LedCounter < 0x120000; u32LedCounter++)
 8000414:	2300      	movs	r3, #0
 8000416:	607b      	str	r3, [r7, #4]
 8000418:	e011      	b.n	800043e <main+0x56>
  {
    if ((u32LedCounter % 0xFFFF) == 0)
 800041a:	6879      	ldr	r1, [r7, #4]
 800041c:	4b11      	ldr	r3, [pc, #68]	; (8000464 <main+0x7c>)
 800041e:	fba3 2301 	umull	r2, r3, r3, r1
 8000422:	0bda      	lsrs	r2, r3, #15
 8000424:	4613      	mov	r3, r2
 8000426:	041b      	lsls	r3, r3, #16
 8000428:	1a9b      	subs	r3, r3, r2
 800042a:	1aca      	subs	r2, r1, r3
 800042c:	2a00      	cmp	r2, #0
 800042e:	d103      	bne.n	8000438 <main+0x50>
    {
      HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000430:	2108      	movs	r1, #8
 8000432:	480b      	ldr	r0, [pc, #44]	; (8000460 <main+0x78>)
 8000434:	f000 fd64 	bl	8000f00 <HAL_GPIO_TogglePin>
  for (u32LedCounter = 0; u32LedCounter < 0x120000; u32LedCounter++)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	3301      	adds	r3, #1
 800043c:	607b      	str	r3, [r7, #4]
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8000444:	d3e9      	bcc.n	800041a <main+0x32>
    }
  }

  // Finally leave the LED off
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	2108      	movs	r1, #8
 800044a:	4805      	ldr	r0, [pc, #20]	; (8000460 <main+0x78>)
 800044c:	f000 fd40 	bl	8000ed0 <HAL_GPIO_WritePin>

  // Deinit and jump
  //vL432kc_DeInitAndJump(u32JumpAddress); // << works if Firmware anywhere flashed here
  vDeInitAndJumpToMainFirmware(&vL432kc_DeInit, u32JumpAddress);
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	4619      	mov	r1, r3
 8000454:	4804      	ldr	r0, [pc, #16]	; (8000468 <main+0x80>)
 8000456:	f7ff fee9 	bl	800022c <vDeInitAndJumpToMainFirmware>

  while (1)
 800045a:	e7fe      	b.n	800045a <main+0x72>
 800045c:	08005000 	.word	0x08005000
 8000460:	48000400 	.word	0x48000400
 8000464:	80008001 	.word	0x80008001
 8000468:	080001cd 	.word	0x080001cd

0800046c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b096      	sub	sp, #88	; 0x58
 8000470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000472:	f107 0314 	add.w	r3, r7, #20
 8000476:	2244      	movs	r2, #68	; 0x44
 8000478:	2100      	movs	r1, #0
 800047a:	4618      	mov	r0, r3
 800047c:	f001 fca4 	bl	8001dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000480:	463b      	mov	r3, r7
 8000482:	2200      	movs	r2, #0
 8000484:	601a      	str	r2, [r3, #0]
 8000486:	605a      	str	r2, [r3, #4]
 8000488:	609a      	str	r2, [r3, #8]
 800048a:	60da      	str	r2, [r3, #12]
 800048c:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800048e:	f000 fd51 	bl	8000f34 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000492:	4b26      	ldr	r3, [pc, #152]	; (800052c <SystemClock_Config+0xc0>)
 8000494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000498:	4a24      	ldr	r2, [pc, #144]	; (800052c <SystemClock_Config+0xc0>)
 800049a:	f023 0318 	bic.w	r3, r3, #24
 800049e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80004a2:	2314      	movs	r3, #20
 80004a4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80004a6:	2301      	movs	r3, #1
 80004a8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004aa:	2301      	movs	r3, #1
 80004ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004ae:	2300      	movs	r3, #0
 80004b0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80004b2:	2360      	movs	r3, #96	; 0x60
 80004b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004b6:	2302      	movs	r3, #2
 80004b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80004ba:	2301      	movs	r3, #1
 80004bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80004be:	2301      	movs	r3, #1
 80004c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80004c2:	2310      	movs	r3, #16
 80004c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80004c6:	2307      	movs	r3, #7
 80004c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80004ca:	2302      	movs	r3, #2
 80004cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004ce:	2302      	movs	r3, #2
 80004d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004d2:	f107 0314 	add.w	r3, r7, #20
 80004d6:	4618      	mov	r0, r3
 80004d8:	f000 fe38 	bl	800114c <HAL_RCC_OscConfig>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80004e2:	f000 f86f 	bl	80005c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004e6:	230f      	movs	r3, #15
 80004e8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ea:	2303      	movs	r3, #3
 80004ec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ee:	2300      	movs	r3, #0
 80004f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004f2:	2300      	movs	r3, #0
 80004f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004f6:	2300      	movs	r3, #0
 80004f8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004fa:	463b      	mov	r3, r7
 80004fc:	2101      	movs	r1, #1
 80004fe:	4618      	mov	r0, r3
 8000500:	f001 fa44 	bl	800198c <HAL_RCC_ClockConfig>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800050a:	f000 f85b 	bl	80005c4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800050e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000512:	f000 fd2d 	bl	8000f70 <HAL_PWREx_ControlVoltageScaling>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d001      	beq.n	8000520 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800051c:	f000 f852 	bl	80005c4 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000520:	f001 fc02 	bl	8001d28 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000524:	bf00      	nop
 8000526:	3758      	adds	r7, #88	; 0x58
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40021000 	.word	0x40021000

08000530 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b088      	sub	sp, #32
 8000534:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000536:	f107 030c 	add.w	r3, r7, #12
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	605a      	str	r2, [r3, #4]
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	60da      	str	r2, [r3, #12]
 8000544:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000546:	4b1d      	ldr	r3, [pc, #116]	; (80005bc <MX_GPIO_Init+0x8c>)
 8000548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800054a:	4a1c      	ldr	r2, [pc, #112]	; (80005bc <MX_GPIO_Init+0x8c>)
 800054c:	f043 0304 	orr.w	r3, r3, #4
 8000550:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000552:	4b1a      	ldr	r3, [pc, #104]	; (80005bc <MX_GPIO_Init+0x8c>)
 8000554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000556:	f003 0304 	and.w	r3, r3, #4
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800055e:	4b17      	ldr	r3, [pc, #92]	; (80005bc <MX_GPIO_Init+0x8c>)
 8000560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000562:	4a16      	ldr	r2, [pc, #88]	; (80005bc <MX_GPIO_Init+0x8c>)
 8000564:	f043 0301 	orr.w	r3, r3, #1
 8000568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800056a:	4b14      	ldr	r3, [pc, #80]	; (80005bc <MX_GPIO_Init+0x8c>)
 800056c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <MX_GPIO_Init+0x8c>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057a:	4a10      	ldr	r2, [pc, #64]	; (80005bc <MX_GPIO_Init+0x8c>)
 800057c:	f043 0302 	orr.w	r3, r3, #2
 8000580:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000582:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <MX_GPIO_Init+0x8c>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000586:	f003 0302 	and.w	r3, r3, #2
 800058a:	603b      	str	r3, [r7, #0]
 800058c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2108      	movs	r1, #8
 8000592:	480b      	ldr	r0, [pc, #44]	; (80005c0 <MX_GPIO_Init+0x90>)
 8000594:	f000 fc9c 	bl	8000ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000598:	2308      	movs	r3, #8
 800059a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059c:	2301      	movs	r3, #1
 800059e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	4619      	mov	r1, r3
 80005ae:	4804      	ldr	r0, [pc, #16]	; (80005c0 <MX_GPIO_Init+0x90>)
 80005b0:	f000 fa5a 	bl	8000a68 <HAL_GPIO_Init>

}
 80005b4:	bf00      	nop
 80005b6:	3720      	adds	r7, #32
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40021000 	.word	0x40021000
 80005c0:	48000400 	.word	0x48000400

080005c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80005c8:	b672      	cpsid	i
}
 80005ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005cc:	e7fe      	b.n	80005cc <Error_Handler+0x8>
	...

080005d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <HAL_MspInit+0x44>)
 80005d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005da:	4a0e      	ldr	r2, [pc, #56]	; (8000614 <HAL_MspInit+0x44>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6613      	str	r3, [r2, #96]	; 0x60
 80005e2:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <HAL_MspInit+0x44>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <HAL_MspInit+0x44>)
 80005f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005f2:	4a08      	ldr	r2, [pc, #32]	; (8000614 <HAL_MspInit+0x44>)
 80005f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005f8:	6593      	str	r3, [r2, #88]	; 0x58
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <HAL_MspInit+0x44>)
 80005fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000602:	603b      	str	r3, [r7, #0]
 8000604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	40021000 	.word	0x40021000

08000618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800061c:	e7fe      	b.n	800061c <NMI_Handler+0x4>
	...

08000620 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  uint32_t u32Cfsr = *((uint32_t*)0xE000ED28);
 8000626:	4b03      	ldr	r3, [pc, #12]	; (8000634 <HardFault_Handler+0x14>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	607b      	str	r3, [r7, #4]
  u32Cfsr += 0; // To stop compile nags

  uint32_t u32Bfar = *((uint32_t*)0xE000ED38);
 800062c:	4b02      	ldr	r3, [pc, #8]	; (8000638 <HardFault_Handler+0x18>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	603b      	str	r3, [r7, #0]
  u32Bfar += 0; // To stop compile nags

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000632:	e7fe      	b.n	8000632 <HardFault_Handler+0x12>
 8000634:	e000ed28 	.word	0xe000ed28
 8000638:	e000ed38 	.word	0xe000ed38

0800063c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000640:	e7fe      	b.n	8000640 <MemManage_Handler+0x4>

08000642 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000642:	b480      	push	{r7}
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000646:	e7fe      	b.n	8000646 <BusFault_Handler+0x4>

08000648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800064c:	e7fe      	b.n	800064c <UsageFault_Handler+0x4>

0800064e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800064e:	b480      	push	{r7}
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000652:	bf00      	nop
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000660:	bf00      	nop
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800067c:	f000 f8ee 	bl	800085c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000680:	bf00      	nop
 8000682:	bd80      	pop	{r7, pc}

08000684 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <SystemInit+0x5c>)
 800068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800068e:	4a14      	ldr	r2, [pc, #80]	; (80006e0 <SystemInit+0x5c>)
 8000690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000698:	4b12      	ldr	r3, [pc, #72]	; (80006e4 <SystemInit+0x60>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a11      	ldr	r2, [pc, #68]	; (80006e4 <SystemInit+0x60>)
 800069e:	f043 0301 	orr.w	r3, r3, #1
 80006a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <SystemInit+0x60>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80006aa:	4b0e      	ldr	r3, [pc, #56]	; (80006e4 <SystemInit+0x60>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	4a0d      	ldr	r2, [pc, #52]	; (80006e4 <SystemInit+0x60>)
 80006b0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80006b4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80006b8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80006ba:	4b0a      	ldr	r3, [pc, #40]	; (80006e4 <SystemInit+0x60>)
 80006bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006c0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006c2:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <SystemInit+0x60>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a07      	ldr	r2, [pc, #28]	; (80006e4 <SystemInit+0x60>)
 80006c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80006ce:	4b05      	ldr	r3, [pc, #20]	; (80006e4 <SystemInit+0x60>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
}
 80006d4:	bf00      	nop
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	e000ed00 	.word	0xe000ed00
 80006e4:	40021000 	.word	0x40021000

080006e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000720 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006ec:	f7ff ffca 	bl	8000684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80006f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80006f2:	e003      	b.n	80006fc <LoopCopyDataInit>

080006f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80006f4:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80006f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80006f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80006fa:	3104      	adds	r1, #4

080006fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80006fc:	480a      	ldr	r0, [pc, #40]	; (8000728 <LoopForever+0xa>)
	ldr	r3, =_edata
 80006fe:	4b0b      	ldr	r3, [pc, #44]	; (800072c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000700:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000702:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000704:	d3f6      	bcc.n	80006f4 <CopyDataInit>
	ldr	r2, =_sbss
 8000706:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000708:	e002      	b.n	8000710 <LoopFillZerobss>

0800070a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800070a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800070c:	f842 3b04 	str.w	r3, [r2], #4

08000710 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000710:	4b08      	ldr	r3, [pc, #32]	; (8000734 <LoopForever+0x16>)
	cmp	r2, r3
 8000712:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000714:	d3f9      	bcc.n	800070a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000716:	f001 fb17 	bl	8001d48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800071a:	f7ff fe65 	bl	80003e8 <main>

0800071e <LoopForever>:

LoopForever:
    b LoopForever
 800071e:	e7fe      	b.n	800071e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000720:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000724:	08001e38 	.word	0x08001e38
	ldr	r0, =_sdata
 8000728:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800072c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000730:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000734:	2000002c 	.word	0x2000002c

08000738 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC1_IRQHandler>

0800073a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	b082      	sub	sp, #8
 800073e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000740:	2300      	movs	r3, #0
 8000742:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000744:	2003      	movs	r0, #3
 8000746:	f000 f95b 	bl	8000a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800074a:	2000      	movs	r0, #0
 800074c:	f000 f84a 	bl	80007e4 <HAL_InitTick>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d002      	beq.n	800075c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000756:	2301      	movs	r3, #1
 8000758:	71fb      	strb	r3, [r7, #7]
 800075a:	e001      	b.n	8000760 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800075c:	f7ff ff38 	bl	80005d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000760:	79fb      	ldrb	r3, [r7, #7]
}
 8000762:	4618      	mov	r0, r3
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
	...

0800076c <HAL_DeInit>:
  * @brief De-initialize common part of the HAL and stop the source of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000770:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <HAL_DeInit+0x64>)
 8000772:	f04f 32ff 	mov.w	r2, #4294967295
 8000776:	639a      	str	r2, [r3, #56]	; 0x38
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <HAL_DeInit+0x64>)
 800077a:	f04f 32ff 	mov.w	r2, #4294967295
 800077e:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_RCC_APB1_RELEASE_RESET();
 8000780:	4b13      	ldr	r3, [pc, #76]	; (80007d0 <HAL_DeInit+0x64>)
 8000782:	2200      	movs	r2, #0
 8000784:	639a      	str	r2, [r3, #56]	; 0x38
 8000786:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <HAL_DeInit+0x64>)
 8000788:	2200      	movs	r2, #0
 800078a:	63da      	str	r2, [r3, #60]	; 0x3c

  __HAL_RCC_APB2_FORCE_RESET();
 800078c:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <HAL_DeInit+0x64>)
 800078e:	f04f 32ff 	mov.w	r2, #4294967295
 8000792:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 8000794:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <HAL_DeInit+0x64>)
 8000796:	2200      	movs	r2, #0
 8000798:	641a      	str	r2, [r3, #64]	; 0x40

  __HAL_RCC_AHB1_FORCE_RESET();
 800079a:	4b0d      	ldr	r3, [pc, #52]	; (80007d0 <HAL_DeInit+0x64>)
 800079c:	f04f 32ff 	mov.w	r2, #4294967295
 80007a0:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 80007a2:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <HAL_DeInit+0x64>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	629a      	str	r2, [r3, #40]	; 0x28

  __HAL_RCC_AHB2_FORCE_RESET();
 80007a8:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <HAL_DeInit+0x64>)
 80007aa:	f04f 32ff 	mov.w	r2, #4294967295
 80007ae:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <HAL_DeInit+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	62da      	str	r2, [r3, #44]	; 0x2c

  __HAL_RCC_AHB3_FORCE_RESET();
 80007b6:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <HAL_DeInit+0x64>)
 80007b8:	f04f 32ff 	mov.w	r2, #4294967295
 80007bc:	631a      	str	r2, [r3, #48]	; 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 80007be:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <HAL_DeInit+0x64>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	631a      	str	r2, [r3, #48]	; 0x30

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80007c4:	f000 f806 	bl	80007d4 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80007c8:	2300      	movs	r3, #0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40021000 	.word	0x40021000

080007d4 <HAL_MspDeInit>:
/**
  * @brief  DeInitialize the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
	...

080007e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007ec:	2300      	movs	r3, #0
 80007ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007f0:	4b17      	ldr	r3, [pc, #92]	; (8000850 <HAL_InitTick+0x6c>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d023      	beq.n	8000840 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007f8:	4b16      	ldr	r3, [pc, #88]	; (8000854 <HAL_InitTick+0x70>)
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	4b14      	ldr	r3, [pc, #80]	; (8000850 <HAL_InitTick+0x6c>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	4619      	mov	r1, r3
 8000802:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000806:	fbb3 f3f1 	udiv	r3, r3, r1
 800080a:	fbb2 f3f3 	udiv	r3, r2, r3
 800080e:	4618      	mov	r0, r3
 8000810:	f000 f91d 	bl	8000a4e <HAL_SYSTICK_Config>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d10f      	bne.n	800083a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	2b0f      	cmp	r3, #15
 800081e:	d809      	bhi.n	8000834 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000820:	2200      	movs	r2, #0
 8000822:	6879      	ldr	r1, [r7, #4]
 8000824:	f04f 30ff 	mov.w	r0, #4294967295
 8000828:	f000 f8f5 	bl	8000a16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800082c:	4a0a      	ldr	r2, [pc, #40]	; (8000858 <HAL_InitTick+0x74>)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	6013      	str	r3, [r2, #0]
 8000832:	e007      	b.n	8000844 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000834:	2301      	movs	r3, #1
 8000836:	73fb      	strb	r3, [r7, #15]
 8000838:	e004      	b.n	8000844 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800083a:	2301      	movs	r3, #1
 800083c:	73fb      	strb	r3, [r7, #15]
 800083e:	e001      	b.n	8000844 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000840:	2301      	movs	r3, #1
 8000842:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000844:	7bfb      	ldrb	r3, [r7, #15]
}
 8000846:	4618      	mov	r0, r3
 8000848:	3710      	adds	r7, #16
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000008 	.word	0x20000008
 8000854:	20000000 	.word	0x20000000
 8000858:	20000004 	.word	0x20000004

0800085c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <HAL_IncTick+0x20>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	461a      	mov	r2, r3
 8000866:	4b06      	ldr	r3, [pc, #24]	; (8000880 <HAL_IncTick+0x24>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4413      	add	r3, r2
 800086c:	4a04      	ldr	r2, [pc, #16]	; (8000880 <HAL_IncTick+0x24>)
 800086e:	6013      	str	r3, [r2, #0]
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	20000008 	.word	0x20000008
 8000880:	20000028 	.word	0x20000028

08000884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  return uwTick;
 8000888:	4b03      	ldr	r3, [pc, #12]	; (8000898 <HAL_GetTick+0x14>)
 800088a:	681b      	ldr	r3, [r3, #0]
}
 800088c:	4618      	mov	r0, r3
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	20000028 	.word	0x20000028

0800089c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800089c:	b480      	push	{r7}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008ac:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <__NVIC_SetPriorityGrouping+0x44>)
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008b2:	68ba      	ldr	r2, [r7, #8]
 80008b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008b8:	4013      	ands	r3, r2
 80008ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ce:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <__NVIC_SetPriorityGrouping+0x44>)
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	60d3      	str	r3, [r2, #12]
}
 80008d4:	bf00      	nop
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008e8:	4b04      	ldr	r3, [pc, #16]	; (80008fc <__NVIC_GetPriorityGrouping+0x18>)
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	0a1b      	lsrs	r3, r3, #8
 80008ee:	f003 0307 	and.w	r3, r3, #7
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	e000ed00 	.word	0xe000ed00

08000900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	6039      	str	r1, [r7, #0]
 800090a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800090c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000910:	2b00      	cmp	r3, #0
 8000912:	db0a      	blt.n	800092a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	b2da      	uxtb	r2, r3
 8000918:	490c      	ldr	r1, [pc, #48]	; (800094c <__NVIC_SetPriority+0x4c>)
 800091a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091e:	0112      	lsls	r2, r2, #4
 8000920:	b2d2      	uxtb	r2, r2
 8000922:	440b      	add	r3, r1
 8000924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000928:	e00a      	b.n	8000940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4908      	ldr	r1, [pc, #32]	; (8000950 <__NVIC_SetPriority+0x50>)
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	f003 030f 	and.w	r3, r3, #15
 8000936:	3b04      	subs	r3, #4
 8000938:	0112      	lsls	r2, r2, #4
 800093a:	b2d2      	uxtb	r2, r2
 800093c:	440b      	add	r3, r1
 800093e:	761a      	strb	r2, [r3, #24]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	e000e100 	.word	0xe000e100
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000954:	b480      	push	{r7}
 8000956:	b089      	sub	sp, #36	; 0x24
 8000958:	af00      	add	r7, sp, #0
 800095a:	60f8      	str	r0, [r7, #12]
 800095c:	60b9      	str	r1, [r7, #8]
 800095e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	f003 0307 	and.w	r3, r3, #7
 8000966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000968:	69fb      	ldr	r3, [r7, #28]
 800096a:	f1c3 0307 	rsb	r3, r3, #7
 800096e:	2b04      	cmp	r3, #4
 8000970:	bf28      	it	cs
 8000972:	2304      	movcs	r3, #4
 8000974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	3304      	adds	r3, #4
 800097a:	2b06      	cmp	r3, #6
 800097c:	d902      	bls.n	8000984 <NVIC_EncodePriority+0x30>
 800097e:	69fb      	ldr	r3, [r7, #28]
 8000980:	3b03      	subs	r3, #3
 8000982:	e000      	b.n	8000986 <NVIC_EncodePriority+0x32>
 8000984:	2300      	movs	r3, #0
 8000986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000988:	f04f 32ff 	mov.w	r2, #4294967295
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43da      	mvns	r2, r3
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	401a      	ands	r2, r3
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800099c:	f04f 31ff 	mov.w	r1, #4294967295
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	fa01 f303 	lsl.w	r3, r1, r3
 80009a6:	43d9      	mvns	r1, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009ac:	4313      	orrs	r3, r2
         );
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3724      	adds	r7, #36	; 0x24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
	...

080009bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009cc:	d301      	bcc.n	80009d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ce:	2301      	movs	r3, #1
 80009d0:	e00f      	b.n	80009f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d2:	4a0a      	ldr	r2, [pc, #40]	; (80009fc <SysTick_Config+0x40>)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009da:	210f      	movs	r1, #15
 80009dc:	f04f 30ff 	mov.w	r0, #4294967295
 80009e0:	f7ff ff8e 	bl	8000900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e4:	4b05      	ldr	r3, [pc, #20]	; (80009fc <SysTick_Config+0x40>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ea:	4b04      	ldr	r3, [pc, #16]	; (80009fc <SysTick_Config+0x40>)
 80009ec:	2207      	movs	r2, #7
 80009ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	e000e010 	.word	0xe000e010

08000a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff47 	bl	800089c <__NVIC_SetPriorityGrouping>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b086      	sub	sp, #24
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
 8000a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a28:	f7ff ff5c 	bl	80008e4 <__NVIC_GetPriorityGrouping>
 8000a2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	6978      	ldr	r0, [r7, #20]
 8000a34:	f7ff ff8e 	bl	8000954 <NVIC_EncodePriority>
 8000a38:	4602      	mov	r2, r0
 8000a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff ff5d 	bl	8000900 <__NVIC_SetPriority>
}
 8000a46:	bf00      	nop
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b082      	sub	sp, #8
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff ffb0 	bl	80009bc <SysTick_Config>
 8000a5c:	4603      	mov	r3, r0
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b087      	sub	sp, #28
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a76:	e148      	b.n	8000d0a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	fa01 f303 	lsl.w	r3, r1, r3
 8000a84:	4013      	ands	r3, r2
 8000a86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	f000 813a 	beq.w	8000d04 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d00b      	beq.n	8000ab0 <HAL_GPIO_Init+0x48>
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d007      	beq.n	8000ab0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000aa4:	2b11      	cmp	r3, #17
 8000aa6:	d003      	beq.n	8000ab0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	2b12      	cmp	r3, #18
 8000aae:	d130      	bne.n	8000b12 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	2203      	movs	r2, #3
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	68da      	ldr	r2, [r3, #12]
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	693a      	ldr	r2, [r7, #16]
 8000ade:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	fa02 f303 	lsl.w	r3, r2, r3
 8000aee:	43db      	mvns	r3, r3
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	4013      	ands	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	091b      	lsrs	r3, r3, #4
 8000afc:	f003 0201 	and.w	r2, r3, #1
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	fa02 f303 	lsl.w	r3, r2, r3
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	68db      	ldr	r3, [r3, #12]
 8000b16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	2203      	movs	r2, #3
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	43db      	mvns	r3, r3
 8000b24:	693a      	ldr	r2, [r7, #16]
 8000b26:	4013      	ands	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	689a      	ldr	r2, [r3, #8]
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	2b02      	cmp	r3, #2
 8000b48:	d003      	beq.n	8000b52 <HAL_GPIO_Init+0xea>
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	2b12      	cmp	r3, #18
 8000b50:	d123      	bne.n	8000b9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	08da      	lsrs	r2, r3, #3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	3208      	adds	r2, #8
 8000b5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	f003 0307 	and.w	r3, r3, #7
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	220f      	movs	r2, #15
 8000b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6e:	43db      	mvns	r3, r3
 8000b70:	693a      	ldr	r2, [r7, #16]
 8000b72:	4013      	ands	r3, r2
 8000b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	691a      	ldr	r2, [r3, #16]
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	f003 0307 	and.w	r3, r3, #7
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	fa02 f303 	lsl.w	r3, r2, r3
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	08da      	lsrs	r2, r3, #3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	3208      	adds	r2, #8
 8000b94:	6939      	ldr	r1, [r7, #16]
 8000b96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	2203      	movs	r2, #3
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	43db      	mvns	r3, r3
 8000bac:	693a      	ldr	r2, [r7, #16]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	f003 0203 	and.w	r2, r3, #3
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	005b      	lsls	r3, r3, #1
 8000bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	f000 8094 	beq.w	8000d04 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bdc:	4b52      	ldr	r3, [pc, #328]	; (8000d28 <HAL_GPIO_Init+0x2c0>)
 8000bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000be0:	4a51      	ldr	r2, [pc, #324]	; (8000d28 <HAL_GPIO_Init+0x2c0>)
 8000be2:	f043 0301 	orr.w	r3, r3, #1
 8000be6:	6613      	str	r3, [r2, #96]	; 0x60
 8000be8:	4b4f      	ldr	r3, [pc, #316]	; (8000d28 <HAL_GPIO_Init+0x2c0>)
 8000bea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bec:	f003 0301 	and.w	r3, r3, #1
 8000bf0:	60bb      	str	r3, [r7, #8]
 8000bf2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000bf4:	4a4d      	ldr	r2, [pc, #308]	; (8000d2c <HAL_GPIO_Init+0x2c4>)
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	089b      	lsrs	r3, r3, #2
 8000bfa:	3302      	adds	r3, #2
 8000bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	f003 0303 	and.w	r3, r3, #3
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	220f      	movs	r2, #15
 8000c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c10:	43db      	mvns	r3, r3
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4013      	ands	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c1e:	d00d      	beq.n	8000c3c <HAL_GPIO_Init+0x1d4>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a43      	ldr	r2, [pc, #268]	; (8000d30 <HAL_GPIO_Init+0x2c8>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d007      	beq.n	8000c38 <HAL_GPIO_Init+0x1d0>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a42      	ldr	r2, [pc, #264]	; (8000d34 <HAL_GPIO_Init+0x2cc>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d101      	bne.n	8000c34 <HAL_GPIO_Init+0x1cc>
 8000c30:	2302      	movs	r3, #2
 8000c32:	e004      	b.n	8000c3e <HAL_GPIO_Init+0x1d6>
 8000c34:	2307      	movs	r3, #7
 8000c36:	e002      	b.n	8000c3e <HAL_GPIO_Init+0x1d6>
 8000c38:	2301      	movs	r3, #1
 8000c3a:	e000      	b.n	8000c3e <HAL_GPIO_Init+0x1d6>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	697a      	ldr	r2, [r7, #20]
 8000c40:	f002 0203 	and.w	r2, r2, #3
 8000c44:	0092      	lsls	r2, r2, #2
 8000c46:	4093      	lsls	r3, r2
 8000c48:	693a      	ldr	r2, [r7, #16]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c4e:	4937      	ldr	r1, [pc, #220]	; (8000d2c <HAL_GPIO_Init+0x2c4>)
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	089b      	lsrs	r3, r3, #2
 8000c54:	3302      	adds	r3, #2
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000c5c:	4b36      	ldr	r3, [pc, #216]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	43db      	mvns	r3, r3
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d003      	beq.n	8000c80 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c80:	4a2d      	ldr	r2, [pc, #180]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000c86:	4b2c      	ldr	r3, [pc, #176]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	4013      	ands	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d003      	beq.n	8000caa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000caa:	4a23      	ldr	r2, [pc, #140]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cb0:	4b21      	ldr	r3, [pc, #132]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d003      	beq.n	8000cd4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000cd4:	4a18      	ldr	r2, [pc, #96]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000cda:	4b17      	ldr	r3, [pc, #92]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000cfe:	4a0e      	ldr	r2, [pc, #56]	; (8000d38 <HAL_GPIO_Init+0x2d0>)
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	3301      	adds	r3, #1
 8000d08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	fa22 f303 	lsr.w	r3, r2, r3
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f47f aeaf 	bne.w	8000a78 <HAL_GPIO_Init+0x10>
  }
}
 8000d1a:	bf00      	nop
 8000d1c:	bf00      	nop
 8000d1e:	371c      	adds	r7, #28
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	40021000 	.word	0x40021000
 8000d2c:	40010000 	.word	0x40010000
 8000d30:	48000400 	.word	0x48000400
 8000d34:	48000800 	.word	0x48000800
 8000d38:	40010400 	.word	0x40010400

08000d3c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b087      	sub	sp, #28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8000d4a:	e0ab      	b.n	8000ea4 <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	683a      	ldr	r2, [r7, #0]
 8000d56:	4013      	ands	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	f000 809e 	beq.w	8000e9e <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8000d62:	4a57      	ldr	r2, [pc, #348]	; (8000ec0 <HAL_GPIO_DeInit+0x184>)
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	089b      	lsrs	r3, r3, #2
 8000d68:	3302      	adds	r3, #2
 8000d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	f003 0303 	and.w	r3, r3, #3
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	220f      	movs	r2, #15
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	4013      	ands	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d8a:	d00d      	beq.n	8000da8 <HAL_GPIO_DeInit+0x6c>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a4d      	ldr	r2, [pc, #308]	; (8000ec4 <HAL_GPIO_DeInit+0x188>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d007      	beq.n	8000da4 <HAL_GPIO_DeInit+0x68>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a4c      	ldr	r2, [pc, #304]	; (8000ec8 <HAL_GPIO_DeInit+0x18c>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d101      	bne.n	8000da0 <HAL_GPIO_DeInit+0x64>
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	e004      	b.n	8000daa <HAL_GPIO_DeInit+0x6e>
 8000da0:	2307      	movs	r3, #7
 8000da2:	e002      	b.n	8000daa <HAL_GPIO_DeInit+0x6e>
 8000da4:	2301      	movs	r3, #1
 8000da6:	e000      	b.n	8000daa <HAL_GPIO_DeInit+0x6e>
 8000da8:	2300      	movs	r3, #0
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	f002 0203 	and.w	r2, r2, #3
 8000db0:	0092      	lsls	r2, r2, #2
 8000db2:	4093      	lsls	r3, r2
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d132      	bne.n	8000e20 <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8000dba:	4b44      	ldr	r3, [pc, #272]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	4942      	ldr	r1, [pc, #264]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8000dc8:	4b40      	ldr	r3, [pc, #256]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000dca:	685a      	ldr	r2, [r3, #4]
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	493e      	ldr	r1, [pc, #248]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8000dd6:	4b3d      	ldr	r3, [pc, #244]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000dd8:	689a      	ldr	r2, [r3, #8]
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	493b      	ldr	r1, [pc, #236]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000de0:	4013      	ands	r3, r2
 8000de2:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8000de4:	4b39      	ldr	r3, [pc, #228]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000de6:	68da      	ldr	r2, [r3, #12]
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	43db      	mvns	r3, r3
 8000dec:	4937      	ldr	r1, [pc, #220]	; (8000ecc <HAL_GPIO_DeInit+0x190>)
 8000dee:	4013      	ands	r3, r2
 8000df0:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	f003 0303 	and.w	r3, r3, #3
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	220f      	movs	r2, #15
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000e02:	4a2f      	ldr	r2, [pc, #188]	; (8000ec0 <HAL_GPIO_DeInit+0x184>)
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	089b      	lsrs	r3, r3, #2
 8000e08:	3302      	adds	r3, #2
 8000e0a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	43da      	mvns	r2, r3
 8000e12:	482b      	ldr	r0, [pc, #172]	; (8000ec0 <HAL_GPIO_DeInit+0x184>)
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	089b      	lsrs	r3, r3, #2
 8000e18:	400a      	ands	r2, r1
 8000e1a:	3302      	adds	r3, #2
 8000e1c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	2103      	movs	r1, #3
 8000e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	08da      	lsrs	r2, r3, #3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3208      	adds	r2, #8
 8000e3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	220f      	movs	r2, #15
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	697a      	ldr	r2, [r7, #20]
 8000e52:	08d2      	lsrs	r2, r2, #3
 8000e54:	4019      	ands	r1, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	3208      	adds	r2, #8
 8000e5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	689a      	ldr	r2, [r3, #8]
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	2103      	movs	r1, #3
 8000e68:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	401a      	ands	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	2101      	movs	r1, #1
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	401a      	ands	r2, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	68da      	ldr	r2, [r3, #12]
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	2103      	movs	r1, #3
 8000e92:	fa01 f303 	lsl.w	r3, r1, r3
 8000e96:	43db      	mvns	r3, r3
 8000e98:	401a      	ands	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8000ea4:	683a      	ldr	r2, [r7, #0]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f47f af4d 	bne.w	8000d4c <HAL_GPIO_DeInit+0x10>
  }
}
 8000eb2:	bf00      	nop
 8000eb4:	bf00      	nop
 8000eb6:	371c      	adds	r7, #28
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	40010000 	.word	0x40010000
 8000ec4:	48000400 	.word	0x48000400
 8000ec8:	48000800 	.word	0x48000800
 8000ecc:	40010400 	.word	0x40010400

08000ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	807b      	strh	r3, [r7, #2]
 8000edc:	4613      	mov	r3, r2
 8000ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ee0:	787b      	ldrb	r3, [r7, #1]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d003      	beq.n	8000eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ee6:	887a      	ldrh	r2, [r7, #2]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000eec:	e002      	b.n	8000ef4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000eee:	887a      	ldrh	r2, [r7, #2]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f12:	887a      	ldrh	r2, [r7, #2]
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	4013      	ands	r3, r2
 8000f18:	041a      	lsls	r2, r3, #16
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	43d9      	mvns	r1, r3
 8000f1e:	887b      	ldrh	r3, [r7, #2]
 8000f20:	400b      	ands	r3, r1
 8000f22:	431a      	orrs	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	619a      	str	r2, [r3, #24]
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f38:	4b05      	ldr	r3, [pc, #20]	; (8000f50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a04      	ldr	r2, [pc, #16]	; (8000f50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f42:	6013      	str	r3, [r2, #0]
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40007000 	.word	0x40007000

08000f54 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000f58:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <HAL_PWREx_GetVoltageRange+0x18>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	40007000 	.word	0x40007000

08000f70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b085      	sub	sp, #20
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f7e:	d130      	bne.n	8000fe2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f80:	4b23      	ldr	r3, [pc, #140]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f8c:	d038      	beq.n	8001000 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f96:	4a1e      	ldr	r2, [pc, #120]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f9c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f9e:	4b1d      	ldr	r3, [pc, #116]	; (8001014 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2232      	movs	r2, #50	; 0x32
 8000fa4:	fb02 f303 	mul.w	r3, r2, r3
 8000fa8:	4a1b      	ldr	r2, [pc, #108]	; (8001018 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000faa:	fba2 2303 	umull	r2, r3, r2, r3
 8000fae:	0c9b      	lsrs	r3, r3, #18
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fb4:	e002      	b.n	8000fbc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fbc:	4b14      	ldr	r3, [pc, #80]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fbe:	695b      	ldr	r3, [r3, #20]
 8000fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fc8:	d102      	bne.n	8000fd0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1f2      	bne.n	8000fb6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fd0:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fd2:	695b      	ldr	r3, [r3, #20]
 8000fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fdc:	d110      	bne.n	8001000 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e00f      	b.n	8001002 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000fe2:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fee:	d007      	beq.n	8001000 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ff0:	4b07      	ldr	r3, [pc, #28]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ff8:	4a05      	ldr	r2, [pc, #20]	; (8001010 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ffa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ffe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	40007000 	.word	0x40007000
 8001014:	20000000 	.word	0x20000000
 8001018:	431bde83 	.word	0x431bde83

0800101c <HAL_RCC_DeInit>:
  *            - Peripheral clock sources
  *            - LSI, LSE and RTC clocks (Backup domain)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Reset to default System clock */
  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001022:	4b45      	ldr	r3, [pc, #276]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a44      	ldr	r2, [pc, #272]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  /* Get start tick */
  tickstart = HAL_GetTick();
 800102e:	f7ff fc29 	bl	8000884 <HAL_GetTick>
 8001032:	6078      	str	r0, [r7, #4]

  /* Wait till MSI is ready */
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001034:	e008      	b.n	8001048 <HAL_RCC_DeInit+0x2c>
  {
    if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001036:	f7ff fc25 	bl	8000884 <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d901      	bls.n	8001048 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e073      	b.n	8001130 <HAL_RCC_DeInit+0x114>
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001048:	4b3b      	ldr	r3, [pc, #236]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	d0f0      	beq.n	8001036 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 8001054:	4b38      	ldr	r3, [pc, #224]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800105c:	4a36      	ldr	r2, [pc, #216]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 800105e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001062:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 8001064:	4b34      	ldr	r3, [pc, #208]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 800106a:	4b34      	ldr	r3, [pc, #208]	; (800113c <HAL_RCC_DeInit+0x120>)
 800106c:	4a34      	ldr	r2, [pc, #208]	; (8001140 <HAL_RCC_DeInit+0x124>)
 800106e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8001070:	4b34      	ldr	r3, [pc, #208]	; (8001144 <HAL_RCC_DeInit+0x128>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fbb5 	bl	80007e4 <HAL_InitTick>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e055      	b.n	8001130 <HAL_RCC_DeInit+0x114>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 8001084:	f7ff fbfe 	bl	8000884 <HAL_GetTick>
 8001088:	6078      	str	r0, [r7, #4]

  /* Wait till system clock source is ready */
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 800108a:	e00a      	b.n	80010a2 <HAL_RCC_DeInit+0x86>
  {
    if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800108c:	f7ff fbfa 	bl	8000884 <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	f241 3288 	movw	r2, #5000	; 0x1388
 800109a:	4293      	cmp	r3, r2
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e046      	b.n	8001130 <HAL_RCC_DeInit+0x114>
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 80010a2:	4b25      	ldr	r3, [pc, #148]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 030c 	and.w	r3, r3, #12
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1ee      	bne.n	800108c <HAL_RCC_DeInit+0x70>

  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON | RCC_CR_PLLSAI2ON);

#elif defined(RCC_PLLSAI1_SUPPORT)

  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON);
 80010ae:	4b22      	ldr	r3, [pc, #136]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	4921      	ldr	r1, [pc, #132]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010b4:	4b24      	ldr	r3, [pc, #144]	; (8001148 <HAL_RCC_DeInit+0x12c>)
 80010b6:	4013      	ands	r3, r2
 80010b8:	600b      	str	r3, [r1, #0]

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
  /* Get start tick */
  tickstart = HAL_GetTick();
 80010ba:	f7ff fbe3 	bl	8000884 <HAL_GetTick>
 80010be:	6078      	str	r0, [r7, #4]

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)

#elif defined(RCC_PLLSAI1_SUPPORT)

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 80010c0:	e008      	b.n	80010d4 <HAL_RCC_DeInit+0xb8>

  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)

#endif
  {
    if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010c2:	f7ff fbdf 	bl	8000884 <HAL_GetTick>
 80010c6:	4602      	mov	r2, r0
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	2b02      	cmp	r3, #2
 80010ce:	d901      	bls.n	80010d4 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 80010d0:	2303      	movs	r3, #3
 80010d2:	e02d      	b.n	8001130 <HAL_RCC_DeInit+0x114>
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 80010d4:	4b18      	ldr	r3, [pc, #96]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 6320 	and.w	r3, r3, #167772160	; 0xa000000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d1f0      	bne.n	80010c2 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 80010e0:	4b15      	ldr	r3, [pc, #84]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 80010e6:	4b14      	ldr	r3, [pc, #80]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	4a13      	ldr	r2, [pc, #76]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010f0:	60d3      	str	r3, [r2, #12]

#if defined(RCC_PLLSAI1_SUPPORT)

  /* Reset PLLSAI1CFGR register */
  CLEAR_REG(RCC->PLLSAI1CFGR);
 80010f2:	4b11      	ldr	r3, [pc, #68]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 80010f8:	4b0f      	ldr	r3, [pc, #60]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010fa:	691b      	ldr	r3, [r3, #16]
 80010fc:	4a0e      	ldr	r2, [pc, #56]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 80010fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001102:	6113      	str	r3, [r2, #16]
  SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a0b      	ldr	r2, [pc, #44]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 800110a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800110e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8001110:	4b09      	ldr	r3, [pc, #36]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001112:	2200      	movs	r2, #0
 8001114:	619a      	str	r2, [r3, #24]

  /* Clear all interrupt flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8001116:	4b08      	ldr	r3, [pc, #32]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001118:	f04f 32ff 	mov.w	r2, #4294967295
 800111c:	621a      	str	r2, [r3, #32]

  /* Clear all reset flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001120:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001124:	4a04      	ldr	r2, [pc, #16]	; (8001138 <HAL_RCC_DeInit+0x11c>)
 8001126:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800112a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  return HAL_OK;
 800112e:	2300      	movs	r3, #0
}
 8001130:	4618      	mov	r0, r3
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40021000 	.word	0x40021000
 800113c:	20000000 	.word	0x20000000
 8001140:	003d0900 	.word	0x003d0900
 8001144:	20000004 	.word	0x20000004
 8001148:	fafef4ff 	.word	0xfafef4ff

0800114c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b088      	sub	sp, #32
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d102      	bne.n	8001160 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	f000 bc11 	b.w	8001982 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001160:	4ba0      	ldr	r3, [pc, #640]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800116a:	4b9e      	ldr	r3, [pc, #632]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	f003 0303 	and.w	r3, r3, #3
 8001172:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0310 	and.w	r3, r3, #16
 800117c:	2b00      	cmp	r3, #0
 800117e:	f000 80e4 	beq.w	800134a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d007      	beq.n	8001198 <HAL_RCC_OscConfig+0x4c>
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	2b0c      	cmp	r3, #12
 800118c:	f040 808b 	bne.w	80012a6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	2b01      	cmp	r3, #1
 8001194:	f040 8087 	bne.w	80012a6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001198:	4b92      	ldr	r3, [pc, #584]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d005      	beq.n	80011b0 <HAL_RCC_OscConfig+0x64>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d101      	bne.n	80011b0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e3e8      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6a1a      	ldr	r2, [r3, #32]
 80011b4:	4b8b      	ldr	r3, [pc, #556]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0308 	and.w	r3, r3, #8
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d004      	beq.n	80011ca <HAL_RCC_OscConfig+0x7e>
 80011c0:	4b88      	ldr	r3, [pc, #544]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011c8:	e005      	b.n	80011d6 <HAL_RCC_OscConfig+0x8a>
 80011ca:	4b86      	ldr	r3, [pc, #536]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80011cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011d0:	091b      	lsrs	r3, r3, #4
 80011d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d223      	bcs.n	8001222 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 fd42 	bl	8001c68 <RCC_SetFlashLatencyFromMSIRange>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e3c9      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011ee:	4b7d      	ldr	r3, [pc, #500]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a7c      	ldr	r2, [pc, #496]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80011f4:	f043 0308 	orr.w	r3, r3, #8
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	4b7a      	ldr	r3, [pc, #488]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	4977      	ldr	r1, [pc, #476]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001208:	4313      	orrs	r3, r2
 800120a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800120c:	4b75      	ldr	r3, [pc, #468]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	69db      	ldr	r3, [r3, #28]
 8001218:	021b      	lsls	r3, r3, #8
 800121a:	4972      	ldr	r1, [pc, #456]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800121c:	4313      	orrs	r3, r2
 800121e:	604b      	str	r3, [r1, #4]
 8001220:	e025      	b.n	800126e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001222:	4b70      	ldr	r3, [pc, #448]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a6f      	ldr	r2, [pc, #444]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001228:	f043 0308 	orr.w	r3, r3, #8
 800122c:	6013      	str	r3, [r2, #0]
 800122e:	4b6d      	ldr	r3, [pc, #436]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6a1b      	ldr	r3, [r3, #32]
 800123a:	496a      	ldr	r1, [pc, #424]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800123c:	4313      	orrs	r3, r2
 800123e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001240:	4b68      	ldr	r3, [pc, #416]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	69db      	ldr	r3, [r3, #28]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	4965      	ldr	r1, [pc, #404]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001250:	4313      	orrs	r3, r2
 8001252:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d109      	bne.n	800126e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6a1b      	ldr	r3, [r3, #32]
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fd02 	bl	8001c68 <RCC_SetFlashLatencyFromMSIRange>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e389      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800126e:	f000 fc6f 	bl	8001b50 <HAL_RCC_GetSysClockFreq>
 8001272:	4602      	mov	r2, r0
 8001274:	4b5b      	ldr	r3, [pc, #364]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	091b      	lsrs	r3, r3, #4
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	495a      	ldr	r1, [pc, #360]	; (80013e8 <HAL_RCC_OscConfig+0x29c>)
 8001280:	5ccb      	ldrb	r3, [r1, r3]
 8001282:	f003 031f 	and.w	r3, r3, #31
 8001286:	fa22 f303 	lsr.w	r3, r2, r3
 800128a:	4a58      	ldr	r2, [pc, #352]	; (80013ec <HAL_RCC_OscConfig+0x2a0>)
 800128c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800128e:	4b58      	ldr	r3, [pc, #352]	; (80013f0 <HAL_RCC_OscConfig+0x2a4>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff faa6 	bl	80007e4 <HAL_InitTick>
 8001298:	4603      	mov	r3, r0
 800129a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d052      	beq.n	8001348 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
 80012a4:	e36d      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d032      	beq.n	8001314 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012ae:	4b4d      	ldr	r3, [pc, #308]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a4c      	ldr	r2, [pc, #304]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012ba:	f7ff fae3 	bl	8000884 <HAL_GetTick>
 80012be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012c2:	f7ff fadf 	bl	8000884 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e356      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012d4:	4b43      	ldr	r3, [pc, #268]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0f0      	beq.n	80012c2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012e0:	4b40      	ldr	r3, [pc, #256]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a3f      	ldr	r2, [pc, #252]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80012e6:	f043 0308 	orr.w	r3, r3, #8
 80012ea:	6013      	str	r3, [r2, #0]
 80012ec:	4b3d      	ldr	r3, [pc, #244]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a1b      	ldr	r3, [r3, #32]
 80012f8:	493a      	ldr	r1, [pc, #232]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80012fa:	4313      	orrs	r3, r2
 80012fc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012fe:	4b39      	ldr	r3, [pc, #228]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	4935      	ldr	r1, [pc, #212]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800130e:	4313      	orrs	r3, r2
 8001310:	604b      	str	r3, [r1, #4]
 8001312:	e01a      	b.n	800134a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001314:	4b33      	ldr	r3, [pc, #204]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a32      	ldr	r2, [pc, #200]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800131a:	f023 0301 	bic.w	r3, r3, #1
 800131e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001320:	f7ff fab0 	bl	8000884 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001328:	f7ff faac 	bl	8000884 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e323      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800133a:	4b2a      	ldr	r3, [pc, #168]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f0      	bne.n	8001328 <HAL_RCC_OscConfig+0x1dc>
 8001346:	e000      	b.n	800134a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001348:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d073      	beq.n	800143e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	2b08      	cmp	r3, #8
 800135a:	d005      	beq.n	8001368 <HAL_RCC_OscConfig+0x21c>
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	2b0c      	cmp	r3, #12
 8001360:	d10e      	bne.n	8001380 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	2b03      	cmp	r3, #3
 8001366:	d10b      	bne.n	8001380 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001368:	4b1e      	ldr	r3, [pc, #120]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d063      	beq.n	800143c <HAL_RCC_OscConfig+0x2f0>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d15f      	bne.n	800143c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e300      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001388:	d106      	bne.n	8001398 <HAL_RCC_OscConfig+0x24c>
 800138a:	4b16      	ldr	r3, [pc, #88]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a15      	ldr	r2, [pc, #84]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 8001390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001394:	6013      	str	r3, [r2, #0]
 8001396:	e01d      	b.n	80013d4 <HAL_RCC_OscConfig+0x288>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013a0:	d10c      	bne.n	80013bc <HAL_RCC_OscConfig+0x270>
 80013a2:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a0f      	ldr	r2, [pc, #60]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a0c      	ldr	r2, [pc, #48]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	e00b      	b.n	80013d4 <HAL_RCC_OscConfig+0x288>
 80013bc:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a08      	ldr	r2, [pc, #32]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	4b06      	ldr	r3, [pc, #24]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a05      	ldr	r2, [pc, #20]	; (80013e4 <HAL_RCC_OscConfig+0x298>)
 80013ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d01b      	beq.n	8001414 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013dc:	f7ff fa52 	bl	8000884 <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013e2:	e010      	b.n	8001406 <HAL_RCC_OscConfig+0x2ba>
 80013e4:	40021000 	.word	0x40021000
 80013e8:	08001df0 	.word	0x08001df0
 80013ec:	20000000 	.word	0x20000000
 80013f0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f4:	f7ff fa46 	bl	8000884 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b64      	cmp	r3, #100	; 0x64
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e2bd      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001406:	4baf      	ldr	r3, [pc, #700]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0f0      	beq.n	80013f4 <HAL_RCC_OscConfig+0x2a8>
 8001412:	e014      	b.n	800143e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001414:	f7ff fa36 	bl	8000884 <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800141c:	f7ff fa32 	bl	8000884 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b64      	cmp	r3, #100	; 0x64
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e2a9      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800142e:	4ba5      	ldr	r3, [pc, #660]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f0      	bne.n	800141c <HAL_RCC_OscConfig+0x2d0>
 800143a:	e000      	b.n	800143e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800143c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d060      	beq.n	800150c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	2b04      	cmp	r3, #4
 800144e:	d005      	beq.n	800145c <HAL_RCC_OscConfig+0x310>
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	2b0c      	cmp	r3, #12
 8001454:	d119      	bne.n	800148a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	2b02      	cmp	r3, #2
 800145a:	d116      	bne.n	800148a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800145c:	4b99      	ldr	r3, [pc, #612]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001464:	2b00      	cmp	r3, #0
 8001466:	d005      	beq.n	8001474 <HAL_RCC_OscConfig+0x328>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d101      	bne.n	8001474 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e286      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001474:	4b93      	ldr	r3, [pc, #588]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	061b      	lsls	r3, r3, #24
 8001482:	4990      	ldr	r1, [pc, #576]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001484:	4313      	orrs	r3, r2
 8001486:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001488:	e040      	b.n	800150c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d023      	beq.n	80014da <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001492:	4b8c      	ldr	r3, [pc, #560]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a8b      	ldr	r2, [pc, #556]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800149c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149e:	f7ff f9f1 	bl	8000884 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014a6:	f7ff f9ed 	bl	8000884 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e264      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014b8:	4b82      	ldr	r3, [pc, #520]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c4:	4b7f      	ldr	r3, [pc, #508]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	061b      	lsls	r3, r3, #24
 80014d2:	497c      	ldr	r1, [pc, #496]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80014d4:	4313      	orrs	r3, r2
 80014d6:	604b      	str	r3, [r1, #4]
 80014d8:	e018      	b.n	800150c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014da:	4b7a      	ldr	r3, [pc, #488]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a79      	ldr	r2, [pc, #484]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80014e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e6:	f7ff f9cd 	bl	8000884 <HAL_GetTick>
 80014ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014ee:	f7ff f9c9 	bl	8000884 <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e240      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001500:	4b70      	ldr	r3, [pc, #448]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1f0      	bne.n	80014ee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0308 	and.w	r3, r3, #8
 8001514:	2b00      	cmp	r3, #0
 8001516:	d03c      	beq.n	8001592 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	695b      	ldr	r3, [r3, #20]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d01c      	beq.n	800155a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001520:	4b68      	ldr	r3, [pc, #416]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001526:	4a67      	ldr	r2, [pc, #412]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001530:	f7ff f9a8 	bl	8000884 <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001538:	f7ff f9a4 	bl	8000884 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e21b      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800154a:	4b5e      	ldr	r3, [pc, #376]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 800154c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d0ef      	beq.n	8001538 <HAL_RCC_OscConfig+0x3ec>
 8001558:	e01b      	b.n	8001592 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800155a:	4b5a      	ldr	r3, [pc, #360]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 800155c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001560:	4a58      	ldr	r2, [pc, #352]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001562:	f023 0301 	bic.w	r3, r3, #1
 8001566:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800156a:	f7ff f98b 	bl	8000884 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001572:	f7ff f987 	bl	8000884 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e1fe      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001584:	4b4f      	ldr	r3, [pc, #316]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001586:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1ef      	bne.n	8001572 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0304 	and.w	r3, r3, #4
 800159a:	2b00      	cmp	r3, #0
 800159c:	f000 80a6 	beq.w	80016ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015a0:	2300      	movs	r3, #0
 80015a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80015a4:	4b47      	ldr	r3, [pc, #284]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80015a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d10d      	bne.n	80015cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015b0:	4b44      	ldr	r3, [pc, #272]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80015b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b4:	4a43      	ldr	r2, [pc, #268]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80015b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ba:	6593      	str	r3, [r2, #88]	; 0x58
 80015bc:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 80015be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015c8:	2301      	movs	r3, #1
 80015ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015cc:	4b3e      	ldr	r3, [pc, #248]	; (80016c8 <HAL_RCC_OscConfig+0x57c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d118      	bne.n	800160a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015d8:	4b3b      	ldr	r3, [pc, #236]	; (80016c8 <HAL_RCC_OscConfig+0x57c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a3a      	ldr	r2, [pc, #232]	; (80016c8 <HAL_RCC_OscConfig+0x57c>)
 80015de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015e4:	f7ff f94e 	bl	8000884 <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015ea:	e008      	b.n	80015fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ec:	f7ff f94a 	bl	8000884 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e1c1      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015fe:	4b32      	ldr	r3, [pc, #200]	; (80016c8 <HAL_RCC_OscConfig+0x57c>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001606:	2b00      	cmp	r3, #0
 8001608:	d0f0      	beq.n	80015ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d108      	bne.n	8001624 <HAL_RCC_OscConfig+0x4d8>
 8001612:	4b2c      	ldr	r3, [pc, #176]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001618:	4a2a      	ldr	r2, [pc, #168]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001622:	e024      	b.n	800166e <HAL_RCC_OscConfig+0x522>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	2b05      	cmp	r3, #5
 800162a:	d110      	bne.n	800164e <HAL_RCC_OscConfig+0x502>
 800162c:	4b25      	ldr	r3, [pc, #148]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 800162e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001632:	4a24      	ldr	r2, [pc, #144]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001634:	f043 0304 	orr.w	r3, r3, #4
 8001638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800163c:	4b21      	ldr	r3, [pc, #132]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 800163e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001642:	4a20      	ldr	r2, [pc, #128]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800164c:	e00f      	b.n	800166e <HAL_RCC_OscConfig+0x522>
 800164e:	4b1d      	ldr	r3, [pc, #116]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001654:	4a1b      	ldr	r2, [pc, #108]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001656:	f023 0301 	bic.w	r3, r3, #1
 800165a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800165e:	4b19      	ldr	r3, [pc, #100]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001664:	4a17      	ldr	r2, [pc, #92]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001666:	f023 0304 	bic.w	r3, r3, #4
 800166a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d016      	beq.n	80016a4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001676:	f7ff f905 	bl	8000884 <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800167c:	e00a      	b.n	8001694 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800167e:	f7ff f901 	bl	8000884 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f241 3288 	movw	r2, #5000	; 0x1388
 800168c:	4293      	cmp	r3, r2
 800168e:	d901      	bls.n	8001694 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e176      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001694:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <HAL_RCC_OscConfig+0x578>)
 8001696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0ed      	beq.n	800167e <HAL_RCC_OscConfig+0x532>
 80016a2:	e01a      	b.n	80016da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a4:	f7ff f8ee 	bl	8000884 <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016aa:	e00f      	b.n	80016cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ac:	f7ff f8ea 	bl	8000884 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d906      	bls.n	80016cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e15f      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016cc:	4baa      	ldr	r3, [pc, #680]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80016ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d1e8      	bne.n	80016ac <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016da:	7ffb      	ldrb	r3, [r7, #31]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d105      	bne.n	80016ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e0:	4ba5      	ldr	r3, [pc, #660]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80016e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e4:	4aa4      	ldr	r2, [pc, #656]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80016e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0320 	and.w	r3, r3, #32
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d03c      	beq.n	8001772 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d01c      	beq.n	800173a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001700:	4b9d      	ldr	r3, [pc, #628]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001702:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001706:	4a9c      	ldr	r2, [pc, #624]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001710:	f7ff f8b8 	bl	8000884 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001718:	f7ff f8b4 	bl	8000884 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e12b      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800172a:	4b93      	ldr	r3, [pc, #588]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800172c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0ef      	beq.n	8001718 <HAL_RCC_OscConfig+0x5cc>
 8001738:	e01b      	b.n	8001772 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800173a:	4b8f      	ldr	r3, [pc, #572]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800173c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001740:	4a8d      	ldr	r2, [pc, #564]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001742:	f023 0301 	bic.w	r3, r3, #1
 8001746:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174a:	f7ff f89b 	bl	8000884 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001752:	f7ff f897 	bl	8000884 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e10e      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001764:	4b84      	ldr	r3, [pc, #528]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001766:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d1ef      	bne.n	8001752 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 8102 	beq.w	8001980 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001780:	2b02      	cmp	r3, #2
 8001782:	f040 80c5 	bne.w	8001910 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001786:	4b7c      	ldr	r3, [pc, #496]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	f003 0203 	and.w	r2, r3, #3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001796:	429a      	cmp	r2, r3
 8001798:	d12c      	bne.n	80017f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a4:	3b01      	subs	r3, #1
 80017a6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d123      	bne.n	80017f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d11b      	bne.n	80017f4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d113      	bne.n	80017f4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d6:	085b      	lsrs	r3, r3, #1
 80017d8:	3b01      	subs	r3, #1
 80017da:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017dc:	429a      	cmp	r2, r3
 80017de:	d109      	bne.n	80017f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	085b      	lsrs	r3, r3, #1
 80017ec:	3b01      	subs	r3, #1
 80017ee:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d067      	beq.n	80018c4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	2b0c      	cmp	r3, #12
 80017f8:	d062      	beq.n	80018c0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80017fa:	4b5f      	ldr	r3, [pc, #380]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e0bb      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800180a:	4b5b      	ldr	r3, [pc, #364]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a5a      	ldr	r2, [pc, #360]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001810:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001814:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001816:	f7ff f835 	bl	8000884 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800181e:	f7ff f831 	bl	8000884 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e0a8      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001830:	4b51      	ldr	r3, [pc, #324]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1f0      	bne.n	800181e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800183c:	4b4e      	ldr	r3, [pc, #312]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	4b4e      	ldr	r3, [pc, #312]	; (800197c <HAL_RCC_OscConfig+0x830>)
 8001842:	4013      	ands	r3, r2
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800184c:	3a01      	subs	r2, #1
 800184e:	0112      	lsls	r2, r2, #4
 8001850:	4311      	orrs	r1, r2
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001856:	0212      	lsls	r2, r2, #8
 8001858:	4311      	orrs	r1, r2
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800185e:	0852      	lsrs	r2, r2, #1
 8001860:	3a01      	subs	r2, #1
 8001862:	0552      	lsls	r2, r2, #21
 8001864:	4311      	orrs	r1, r2
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800186a:	0852      	lsrs	r2, r2, #1
 800186c:	3a01      	subs	r2, #1
 800186e:	0652      	lsls	r2, r2, #25
 8001870:	4311      	orrs	r1, r2
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001876:	06d2      	lsls	r2, r2, #27
 8001878:	430a      	orrs	r2, r1
 800187a:	493f      	ldr	r1, [pc, #252]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800187c:	4313      	orrs	r3, r2
 800187e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001880:	4b3d      	ldr	r3, [pc, #244]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a3c      	ldr	r2, [pc, #240]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001886:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800188a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800188c:	4b3a      	ldr	r3, [pc, #232]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	4a39      	ldr	r2, [pc, #228]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001892:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001896:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001898:	f7fe fff4 	bl	8000884 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018a0:	f7fe fff0 	bl	8000884 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e067      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018b2:	4b31      	ldr	r3, [pc, #196]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d0f0      	beq.n	80018a0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018be:	e05f      	b.n	8001980 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e05e      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018c4:	4b2c      	ldr	r3, [pc, #176]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d157      	bne.n	8001980 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018d0:	4b29      	ldr	r3, [pc, #164]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a28      	ldr	r2, [pc, #160]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80018d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018dc:	4b26      	ldr	r3, [pc, #152]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	4a25      	ldr	r2, [pc, #148]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 80018e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018e8:	f7fe ffcc 	bl	8000884 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f0:	f7fe ffc8 	bl	8000884 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e03f      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001902:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d0f0      	beq.n	80018f0 <HAL_RCC_OscConfig+0x7a4>
 800190e:	e037      	b.n	8001980 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	2b0c      	cmp	r3, #12
 8001914:	d02d      	beq.n	8001972 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001916:	4b18      	ldr	r3, [pc, #96]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a17      	ldr	r2, [pc, #92]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800191c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001920:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001922:	4b15      	ldr	r3, [pc, #84]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d105      	bne.n	800193a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800192e:	4b12      	ldr	r3, [pc, #72]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	4a11      	ldr	r2, [pc, #68]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001934:	f023 0303 	bic.w	r3, r3, #3
 8001938:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800193a:	4b0f      	ldr	r3, [pc, #60]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	4a0e      	ldr	r2, [pc, #56]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001940:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001944:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001948:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194a:	f7fe ff9b 	bl	8000884 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001952:	f7fe ff97 	bl	8000884 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e00e      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001964:	4b04      	ldr	r3, [pc, #16]	; (8001978 <HAL_RCC_OscConfig+0x82c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1f0      	bne.n	8001952 <HAL_RCC_OscConfig+0x806>
 8001970:	e006      	b.n	8001980 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e005      	b.n	8001982 <HAL_RCC_OscConfig+0x836>
 8001976:	bf00      	nop
 8001978:	40021000 	.word	0x40021000
 800197c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3720      	adds	r7, #32
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop

0800198c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d101      	bne.n	80019a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e0c8      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019a0:	4b66      	ldr	r3, [pc, #408]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0307 	and.w	r3, r3, #7
 80019a8:	683a      	ldr	r2, [r7, #0]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d910      	bls.n	80019d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ae:	4b63      	ldr	r3, [pc, #396]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f023 0207 	bic.w	r2, r3, #7
 80019b6:	4961      	ldr	r1, [pc, #388]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019be:	4b5f      	ldr	r3, [pc, #380]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d001      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e0b0      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0301 	and.w	r3, r3, #1
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d04c      	beq.n	8001a76 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	d107      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e4:	4b56      	ldr	r3, [pc, #344]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d121      	bne.n	8001a34 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e09e      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d107      	bne.n	8001a0c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019fc:	4b50      	ldr	r3, [pc, #320]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d115      	bne.n	8001a34 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e092      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d107      	bne.n	8001a24 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a14:	4b4a      	ldr	r3, [pc, #296]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d109      	bne.n	8001a34 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e086      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a24:	4b46      	ldr	r3, [pc, #280]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e07e      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a34:	4b42      	ldr	r3, [pc, #264]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f023 0203 	bic.w	r2, r3, #3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	493f      	ldr	r1, [pc, #252]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a46:	f7fe ff1d 	bl	8000884 <HAL_GetTick>
 8001a4a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4c:	e00a      	b.n	8001a64 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a4e:	f7fe ff19 	bl	8000884 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d901      	bls.n	8001a64 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001a60:	2303      	movs	r3, #3
 8001a62:	e066      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a64:	4b36      	ldr	r3, [pc, #216]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 020c 	and.w	r2, r3, #12
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d1eb      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d008      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a82:	4b2f      	ldr	r3, [pc, #188]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	492c      	ldr	r1, [pc, #176]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a94:	4b29      	ldr	r3, [pc, #164]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	683a      	ldr	r2, [r7, #0]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d210      	bcs.n	8001ac4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa2:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f023 0207 	bic.w	r2, r3, #7
 8001aaa:	4924      	ldr	r1, [pc, #144]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab2:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <HAL_RCC_ClockConfig+0x1b0>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d001      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e036      	b.n	8001b32 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d008      	beq.n	8001ae2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	4918      	ldr	r1, [pc, #96]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0308 	and.w	r3, r3, #8
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d009      	beq.n	8001b02 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	00db      	lsls	r3, r3, #3
 8001afc:	4910      	ldr	r1, [pc, #64]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b02:	f000 f825 	bl	8001b50 <HAL_RCC_GetSysClockFreq>
 8001b06:	4602      	mov	r2, r0
 8001b08:	4b0d      	ldr	r3, [pc, #52]	; (8001b40 <HAL_RCC_ClockConfig+0x1b4>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	091b      	lsrs	r3, r3, #4
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	490c      	ldr	r1, [pc, #48]	; (8001b44 <HAL_RCC_ClockConfig+0x1b8>)
 8001b14:	5ccb      	ldrb	r3, [r1, r3]
 8001b16:	f003 031f 	and.w	r3, r3, #31
 8001b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	; (8001b48 <HAL_RCC_ClockConfig+0x1bc>)
 8001b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b22:	4b0a      	ldr	r3, [pc, #40]	; (8001b4c <HAL_RCC_ClockConfig+0x1c0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7fe fe5c 	bl	80007e4 <HAL_InitTick>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b30:	7afb      	ldrb	r3, [r7, #11]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40022000 	.word	0x40022000
 8001b40:	40021000 	.word	0x40021000
 8001b44:	08001df0 	.word	0x08001df0
 8001b48:	20000000 	.word	0x20000000
 8001b4c:	20000004 	.word	0x20000004

08001b50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b089      	sub	sp, #36	; 0x24
 8001b54:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b5e:	4b3e      	ldr	r3, [pc, #248]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 030c 	and.w	r3, r3, #12
 8001b66:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b68:	4b3b      	ldr	r3, [pc, #236]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d005      	beq.n	8001b84 <HAL_RCC_GetSysClockFreq+0x34>
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	2b0c      	cmp	r3, #12
 8001b7c:	d121      	bne.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d11e      	bne.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001b84:	4b34      	ldr	r3, [pc, #208]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d107      	bne.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001b90:	4b31      	ldr	r3, [pc, #196]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b96:	0a1b      	lsrs	r3, r3, #8
 8001b98:	f003 030f 	and.w	r3, r3, #15
 8001b9c:	61fb      	str	r3, [r7, #28]
 8001b9e:	e005      	b.n	8001bac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ba0:	4b2d      	ldr	r3, [pc, #180]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	091b      	lsrs	r3, r3, #4
 8001ba6:	f003 030f 	and.w	r3, r3, #15
 8001baa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001bac:	4a2b      	ldr	r2, [pc, #172]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d10d      	bne.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bc0:	e00a      	b.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	2b04      	cmp	r3, #4
 8001bc6:	d102      	bne.n	8001bce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bc8:	4b25      	ldr	r3, [pc, #148]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bca:	61bb      	str	r3, [r7, #24]
 8001bcc:	e004      	b.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d101      	bne.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bd4:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x114>)
 8001bd6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	2b0c      	cmp	r3, #12
 8001bdc:	d134      	bne.n	8001c48 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bde:	4b1e      	ldr	r3, [pc, #120]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d003      	beq.n	8001bf6 <HAL_RCC_GetSysClockFreq+0xa6>
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	2b03      	cmp	r3, #3
 8001bf2:	d003      	beq.n	8001bfc <HAL_RCC_GetSysClockFreq+0xac>
 8001bf4:	e005      	b.n	8001c02 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001bf6:	4b1a      	ldr	r3, [pc, #104]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bf8:	617b      	str	r3, [r7, #20]
      break;
 8001bfa:	e005      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001bfc:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x114>)
 8001bfe:	617b      	str	r3, [r7, #20]
      break;
 8001c00:	e002      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	617b      	str	r3, [r7, #20]
      break;
 8001c06:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c08:	4b13      	ldr	r3, [pc, #76]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	091b      	lsrs	r3, r3, #4
 8001c0e:	f003 0307 	and.w	r3, r3, #7
 8001c12:	3301      	adds	r3, #1
 8001c14:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c16:	4b10      	ldr	r3, [pc, #64]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c20:	697a      	ldr	r2, [r7, #20]
 8001c22:	fb02 f203 	mul.w	r2, r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	0e5b      	lsrs	r3, r3, #25
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	3301      	adds	r3, #1
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c46:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c48:	69bb      	ldr	r3, [r7, #24]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3724      	adds	r7, #36	; 0x24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	08001e00 	.word	0x08001e00
 8001c60:	00f42400 	.word	0x00f42400
 8001c64:	007a1200 	.word	0x007a1200

08001c68 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001c70:	2300      	movs	r3, #0
 8001c72:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c74:	4b2a      	ldr	r3, [pc, #168]	; (8001d20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d003      	beq.n	8001c88 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c80:	f7ff f968 	bl	8000f54 <HAL_PWREx_GetVoltageRange>
 8001c84:	6178      	str	r0, [r7, #20]
 8001c86:	e014      	b.n	8001cb2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c88:	4b25      	ldr	r3, [pc, #148]	; (8001d20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8c:	4a24      	ldr	r2, [pc, #144]	; (8001d20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c92:	6593      	str	r3, [r2, #88]	; 0x58
 8001c94:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ca0:	f7ff f958 	bl	8000f54 <HAL_PWREx_GetVoltageRange>
 8001ca4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ca6:	4b1e      	ldr	r3, [pc, #120]	; (8001d20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001caa:	4a1d      	ldr	r2, [pc, #116]	; (8001d20 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cb0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cb8:	d10b      	bne.n	8001cd2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b80      	cmp	r3, #128	; 0x80
 8001cbe:	d919      	bls.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2ba0      	cmp	r3, #160	; 0xa0
 8001cc4:	d902      	bls.n	8001ccc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	e013      	b.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ccc:	2301      	movs	r3, #1
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	e010      	b.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b80      	cmp	r3, #128	; 0x80
 8001cd6:	d902      	bls.n	8001cde <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001cd8:	2303      	movs	r3, #3
 8001cda:	613b      	str	r3, [r7, #16]
 8001cdc:	e00a      	b.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b80      	cmp	r3, #128	; 0x80
 8001ce2:	d102      	bne.n	8001cea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	e004      	b.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b70      	cmp	r3, #112	; 0x70
 8001cee:	d101      	bne.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f023 0207 	bic.w	r2, r3, #7
 8001cfc:	4909      	ldr	r1, [pc, #36]	; (8001d24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001d04:	4b07      	ldr	r3, [pc, #28]	; (8001d24 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d001      	beq.n	8001d16 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e000      	b.n	8001d18 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40022000 	.word	0x40022000

08001d28 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a04      	ldr	r2, [pc, #16]	; (8001d44 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001d32:	f043 0304 	orr.w	r3, r3, #4
 8001d36:	6013      	str	r3, [r2, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000

08001d48 <__libc_init_array>:
 8001d48:	b570      	push	{r4, r5, r6, lr}
 8001d4a:	4d0d      	ldr	r5, [pc, #52]	; (8001d80 <__libc_init_array+0x38>)
 8001d4c:	4c0d      	ldr	r4, [pc, #52]	; (8001d84 <__libc_init_array+0x3c>)
 8001d4e:	1b64      	subs	r4, r4, r5
 8001d50:	10a4      	asrs	r4, r4, #2
 8001d52:	2600      	movs	r6, #0
 8001d54:	42a6      	cmp	r6, r4
 8001d56:	d109      	bne.n	8001d6c <__libc_init_array+0x24>
 8001d58:	4d0b      	ldr	r5, [pc, #44]	; (8001d88 <__libc_init_array+0x40>)
 8001d5a:	4c0c      	ldr	r4, [pc, #48]	; (8001d8c <__libc_init_array+0x44>)
 8001d5c:	f000 f83c 	bl	8001dd8 <_init>
 8001d60:	1b64      	subs	r4, r4, r5
 8001d62:	10a4      	asrs	r4, r4, #2
 8001d64:	2600      	movs	r6, #0
 8001d66:	42a6      	cmp	r6, r4
 8001d68:	d105      	bne.n	8001d76 <__libc_init_array+0x2e>
 8001d6a:	bd70      	pop	{r4, r5, r6, pc}
 8001d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d70:	4798      	blx	r3
 8001d72:	3601      	adds	r6, #1
 8001d74:	e7ee      	b.n	8001d54 <__libc_init_array+0xc>
 8001d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d7a:	4798      	blx	r3
 8001d7c:	3601      	adds	r6, #1
 8001d7e:	e7f2      	b.n	8001d66 <__libc_init_array+0x1e>
 8001d80:	08001e30 	.word	0x08001e30
 8001d84:	08001e30 	.word	0x08001e30
 8001d88:	08001e30 	.word	0x08001e30
 8001d8c:	08001e34 	.word	0x08001e34

08001d90 <memcmp>:
 8001d90:	b530      	push	{r4, r5, lr}
 8001d92:	3901      	subs	r1, #1
 8001d94:	2400      	movs	r4, #0
 8001d96:	42a2      	cmp	r2, r4
 8001d98:	d101      	bne.n	8001d9e <memcmp+0xe>
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	e005      	b.n	8001daa <memcmp+0x1a>
 8001d9e:	5d03      	ldrb	r3, [r0, r4]
 8001da0:	3401      	adds	r4, #1
 8001da2:	5d0d      	ldrb	r5, [r1, r4]
 8001da4:	42ab      	cmp	r3, r5
 8001da6:	d0f6      	beq.n	8001d96 <memcmp+0x6>
 8001da8:	1b58      	subs	r0, r3, r5
 8001daa:	bd30      	pop	{r4, r5, pc}

08001dac <memcpy>:
 8001dac:	440a      	add	r2, r1
 8001dae:	4291      	cmp	r1, r2
 8001db0:	f100 33ff 	add.w	r3, r0, #4294967295
 8001db4:	d100      	bne.n	8001db8 <memcpy+0xc>
 8001db6:	4770      	bx	lr
 8001db8:	b510      	push	{r4, lr}
 8001dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001dbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001dc2:	4291      	cmp	r1, r2
 8001dc4:	d1f9      	bne.n	8001dba <memcpy+0xe>
 8001dc6:	bd10      	pop	{r4, pc}

08001dc8 <memset>:
 8001dc8:	4402      	add	r2, r0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d100      	bne.n	8001dd2 <memset+0xa>
 8001dd0:	4770      	bx	lr
 8001dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8001dd6:	e7f9      	b.n	8001dcc <memset+0x4>

08001dd8 <_init>:
 8001dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dda:	bf00      	nop
 8001ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dde:	bc08      	pop	{r3}
 8001de0:	469e      	mov	lr, r3
 8001de2:	4770      	bx	lr

08001de4 <_fini>:
 8001de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001de6:	bf00      	nop
 8001de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dea:	bc08      	pop	{r3}
 8001dec:	469e      	mov	lr, r3
 8001dee:	4770      	bx	lr
