<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="x-ua-compatible" content="ie=edge">
    <meta name="viewport"
          content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <!-- Use the title from a page's frontmatter if it has one -->
    <title>Publications | Radu Teodorescu</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
    <link href='./stylesheets/site.css' rel='stylesheet' />
  </head>
  <body>

    <div class="header">
      
      <br>
      <h1>Radu Teodorescu</h1>
      <br>
      <h2>The Ohio State University</h2>
      <img id = "block-o" alt="logo" src= "images/ohiostatelogo.png" >
  </div>
  <div class="btn-group">
    <nav>
      <ul>
        <li><a href="index.html">About Me</a></li>
        <li><a href="publications.html">Publications</a></li>
        <li><a href="presentations.html">Presentations</a></li>
        <li><a href="https://web.cse.ohio-state.edu/~teodorescu.1/arch/index.html" target="_blank">Research</a></li>
        <li><a href="https://web.cse.ohio-state.edu/~teodorescu.1/arch/tools/tools.html" target="_blank">Tools</a></li>
        <li><a href="contact.html">Contact</a></li>
      </ul>
    </nav>
  </div>

      <body>
   <details>
    <summary>Conference Papers</summary>
    <div class="details-content">
                  <h3>Conference and Journal Articles</h3>
                  <ul>
                     <li>
                        <p style="font-size:18px; ">Saikat Majumdar, Mohammad Hossein Samavatian, Kristin Barber, Radu Teodorescu, <strong>Using Undervolting as an On-Device Defense Against Adversarial Machine Learning Attacks</strong>, IEEE International Symposium on Hardware Oriented Security and Trust (<strong>HOST</strong>), December 2021 [<a href="../../resources/IEEE_HOST_2021_paper_74-3.pdf">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Moein Ghaniyoun, Kristin Barber, Yinqian Zhang, Radu Teodorescu, <strong>IntroSpectre: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities</strong>, International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2021 [<a href="../../resources/introspectre-isca2021.pdf">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Jia Guo, Gagan Agrawal, Radu Teodorescu, <strong>Fused DSConv: Optimizing Sparse CNN Inference for Execution on Edge Devices</strong>. IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing, (<strong>CCGrid</strong>), May 2021 [pdf]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Mohammad Samavatian, Anys Bacha, Li Zhou, Radu Teodorescu, <strong>RNNFast: An Accelerator for Recurrent Neural Networks Using Domain Wall Memory</strong>, ACM Journal on Emerging Technologies in Computing Systems, (<strong>JETC</strong>) 2020 [<a href="https://dl.acm.org/doi/fullHtml/10.1145/3399670">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Jia Guo, Radu Teodorescu, Gagan Agrawal, <strong>A Pattern-Based API for Mapping Applications to a Hierarchy of Multi-Core Devices</strong>, IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing (<strong>CCGrid</strong>), May 2020 [<a href="https://ieeexplore.ieee.org/document/9139746">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Yuan Xiao, Yinqian Zhang, Radu Teodorescu, <strong>SPEECHMINER: A Framework for Investigating and Measuring Speculative Execution Vulnerabilities</strong>, Network and Distributed System Security Symposium (<strong>NDSS</strong>), 2020 [<a href="https://www.ndss-symposium.org/ndss-paper/speechminer-a-framework-for-investigating-and-measuring-speculative-execution-vulnerabilities/">pdf/slides/talk</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Li Zhou, Mohammad Samavatian, Anys Bacha, Saikat Majumdar, Radu Teodorescu, <strong>Adaptive parallel execution of deep neural networks on heterogeneous edge devices</strong>.  ACM/IEEE Symposium on Edge Computing, (SEC), 2019 [<a href="https://dl.acm.org/doi/10.1145/3318216.3363312">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu, <strong>SpecShield: Shielding Speculative Data from Microarchitectural Covert Channels</strong>, International Conference on Parallel Architectures and Compilation Techniques (<strong>PACT</strong>), September 2019 [<a href="http://web.cse.ohio-state.edu/~teodorescu.1/resources/papers/specshield_pact2019.pdf">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu, <strong>Isolating Speculative Data to Prevent Transient Execution Attacks</strong>, Computer Architecture Letters (CAL), 2019 [<a href="https://ieeexplore.ieee.org/document/8714070">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Li  Zhou, Ren Chen, Yinglong Xia, Radu Teodorescu, <strong>C-Graph: A highly efficient concurrent graph reachability query framework</strong>, International Conference on Parallel Processing (<strong>ICPP</strong>), 2018 [<a href="https://dl.acm.org/doi/10.1145/3225058.3225136">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Xiang Pan, Anys Bacha, Spencer Rudolph, Li Zhou, Yinqian Zhang, Radu Teodorescu, <strong>NVCool: When Non-Volatile Caches Meet Cold Boot Attacks</strong>, IEEE International Conference on Computer Design (<strong>ICCD</strong>), 2018 [<a href="https://ieeexplore.ieee.org/document/8615722">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Xiang Pan, Anys Bacha and Radu Teodorescu, <strong>Respin: Rethinking Near-Threshold Multiprocessor Design with Non-Volatile Memory,</strong> IEEE International Parallel & Distributed Processing Symposium (<strong>IPDPS</strong>), May 2017 [<a href="https://ieeexplore.ieee.org/document/7967116">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Venmugil Elango, Naser Sedaghati, Fabrice Rastello, Louis-Noel Pouchet, J. Ramanujam, Radu Teodorescu,P. Sadayappan, <strong>On Using the Roofline Model with Lower Bounds on Data Movement</strong>,  <strong>HiPEAC</strong>, European Network on High-performance Embedded Architecture and Compilation, 2017 [<a href="https://dl.acm.org/doi/10.1145/2693656">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Dimitrios Skarlatos, Renji Thomas, Aditya Agrawal, Shibin Qin, Robert Pilawa, Ulya Karpuzcu, Radu Teodorescu, Nam Sung Kim, Josep Torrellas, Snatch: <strong>Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks</strong>, International Symposium on Microarchitecture (<strong>MICRO</strong>), October 2016 [pdf]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, Radu Teodorescu, <strong>One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation,  </strong><strong>USENIX Security'16</strong>, August 2016 [<a href="https://www.usenix.org/system/files/conference/usenixsecurity16/sec16_paper_xiao.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Renji Thomas, Naser Sedaghati, Radu Teodorescu, <strong>EmerGPU: Understanding and Mitigating Resonance-Induced Voltage Noise in GPU Architectures</strong>, International Symposium on Performance Analysis of Systems and Software (<strong>ISPASS</strong>), April 2016 [<a href="http://ieeexplore.ieee.org/document/7482076/" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Renji Thomas, Kristin Barber, Naser Sedaghati, Li Zhou, Radu Teodorescu, <strong>Core Tunneling: Variation-Aware Voltage Noise Mitigation in GPUs, </strong>International Symposium on High-Performance Computer Architecture (<strong>HPCA</strong>), March 2016 [<a href="http://www.cse.ohio-state.edu/~teodores/download/papers/thomas_hpca2016.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Anys Bacha and Radu Teodorescu, <strong>Authenticache: Harnessing Cache ECC for System Authentication</strong>, International Symposium on Microarchitecture (<strong>MICRO</strong>), December 2015 [<a href="http://www.cse.ohio-state.edu/~teodores/download/papers/bacha-micro15.pdf" target="self">pdf</a>]</p>
                     </li>
                      <li>
                        <p style="font-size:18px;">Anys Bacha and Radu Teodorescu, <strong>Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors</strong>, International Symposium on Microarchitecture (<strong>MICRO</strong>), December 2014 [pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Xiang Pan and Radu Teodorescu, <strong>NVSleep: Using Non-Volatile Memory to Enable Fast Sleep/Wakeup of Idle Cores</strong>, IEEE International Conference on Computer Design (<strong>ICCD</strong>), October 2014 [pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Anys Bacha and Radu Teodorescu, <strong>Dynamic Reduction of Voltage Margins by Leveraging On-chip ECC in Itanium II Processors</strong>, International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2013 [<a href="http://www.cse.ohio-state.edu/~teodores/download/papers/bacha-isca13.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Timothy N. Miller, Renji Thomas, Xiang Pan, Radu Teodorescu, <strong>VRSync: Characterizing and Eliminating Synchronization-Induced Voltage Emergencies in Many-core Processors</strong>, International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2012 [<a href="http://www.cse.ohio-state.edu/~teodores/download/papers/vrsync-isca12.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Timothy Miller, Nagarjuna Surapaneni, Radu Teodorescu, <strong>Runtime failure rate targeting for energy-efficient reliability in chip microprocessors, </strong>Concurrency and Computation: Practice and Experience (<strong>CCPE</strong>), July 2012 [<a href="http://onlinelibrary.wiley.com/doi/10.1002/cpe.2898/abstract" target="self">pdf</a>] </p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, Radu Teodorescu, <strong>Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips</strong>, International Symposium on High-Performance Computer Architecture (<strong>HPCA</strong>), February 2012 [<a href="http://www.cse.ohio-state.edu/~teodores/download/papers/booster-hpca12.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Timothy Miller, Renji Thomas and Radu Teodorescu, <strong>Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units</strong>, IEEE Computer Architecture Letters (<strong>CAL</strong>), 2012 [<a href="http://www.cse.ohio-state.edu/~teodores/download/papers/ntcvar-cal12.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Naser Sedaghati, Renji Thomas, Louis-Noel Pouchet, Radu Teodorescu, P. Sadayappan, <strong>StVEC: A Vector Instruction Extension for High Performance Stencil Computation</strong>, International Conference on Parallel Architectures and Compilation Techniques (<strong>PACT</strong>), October 2011 [<a href="http://www.cse.ohio-state.edu/~sedaghat/download/sedaghati_pact_11.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Timothy Miller, James Dinan, Renji Thomas, Bruce Adcock and Radu Teodorescu, <strong>Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches</strong>, International Symposium on Microarchitecture (<strong>MICRO</strong>), December 2010 [<a href="../../download/papers/parichute-micro2010.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Timothy Miller, Nagarjuna Surapaneni and Radu Teodorescu, <strong>Flexible Error Protection for Energy Efficient Reliable Architectures</strong>, International Symposium on Computer Architecture and High Performance Computing (<strong>SBAC-PAD</strong>), Petr&oacute;polis, Brazil, October 2010 [<a href="../../download/papers/flexarch-sbac10.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Radu Teodorescu and Josep Torrellas, <strong>Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors</strong>, 35th International Symposium on Computer Architecture (<strong>ISCA</strong>), June 2008 [<a href="../../download/papers/teodorescu-ISCA08.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Smruti R. Sarangi, Brian Greskamp, Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas, <strong>VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects</strong>, IEEE Transactions on Semiconductor Manufacturing (<strong>IEEE TSM</strong>), February 2008 [<a href="../../download/papers/varius-tsm.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas, <strong>Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing, </strong>40th International Symposium on Microarchitecture (<strong>MICRO</strong>), December 2007 [<a href="../../download/papers/dfgbb-micro07.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Pin Zhou, Radu Teodorescu and Yuanyuan Zhou, <strong>HARD: Hardware-Assisted Lockset-based Race Detection</strong>, IEEE International Symposium on High-Performance Computer Architecture (<strong>HPCA</strong>), February 2007 [<a href="../../download/papers/hard-HPCA07.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Radu Teodorescu, Jun Nakano, Josep Torrellas, <strong>SWICH: A Prototype for Efficient Cache-Level Checkpointing and Rollback,</strong> IEEE Micro, vol. 26, Sept/Oct,  2006 [<a href="../../download/papers/teodorescu-SWICH.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Radu Teodorescu and Josep Torrellas, <strong>Prototyping Architectural Support for Program Rollback Using FPGAs</strong>, IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>), April 2005 [<a href="../../download/papers/teodorescu-FCCM05.pdf" target="self">pdf</a>]</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Nedevschi, S., Teodorescu, R., Gyongyi, Z., Nedevschi, S., Jr., Leuca, A. and Olinic, D.,<strong> Integrated Medical Imaging Environment</strong>, International Conference on Automation, Quality, and Testing, Robotics, May 2002</p>
                     </li>
                     <li>
                        <p style="font-size:18px;;">Nedevschi, S., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D., <strong>Distributed system for medical image acquisition, processing, storage, and retrieval</strong>, First RoEduNet Conference, April 2002</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Nedevschi, S., Salomie, I., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D.,<strong> Retrieval of DICOM ultrasound images based on structured medical description</strong>, International Conference on Emerging Telecommunications Technologies and Applications, October 2001</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Nedevschi, S., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D., <strong>E-environment for medical image processing</strong>, Electronic Business on the Internet, October 2001</p>
                     </li>
                     <li>
                        <p style="font-size:18px;">Nedevschi, S., Olinic, D., Gyongyi, Z., Teodorescu, R. and Nedevschi, S., Jr., <strong>Feature based retrieval of echocardiographic images using DICOM structured reporting</strong>, IEEE Computers in Cardiology, September 2001</p>
                     </li>
                  </ul>
    </div>
   </details>
    <hr>
   <details>
   <summary>Workshop Papers</summary>
   <div class="details-content">
        <ul>
            <li>
            <p style="font-size:18px;">
                Li Zhou, Hao Wen, Radu Teodorescu, David H.C. Du, <strong>Distributing Deep Neural Networks with Containerized Partitions at the Edge</strong>. HotEdge '19 Workshop at 2019 USENIX Annual Technical Conference [<a href="https://www.usenix.org/conference/hotedge19/presentation/zhou">pdf</a>]
            </p>
            <li>
            <p style="font-size:18px;">Timothy Miller, Renji Thomas and Radu Teodorescu, Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Stages, Workshop on Energy-Efficient Design, in conjunction with ISCA, June 2011</p>
            </li>
            <li>
            <p style="font-size:18px;">Timothy Miller, Nagarjuna Surapaneni, Radu Teodorescu and Joanne Degroat, <strong>Flexible Redundancy in Robust Processor Architecture</strong>, Workshop on Energy-Efficient Design (WEED), in conjunction with ISCA, June 2009</p>
            </li>
            <li>
            <p style="font-size:18px;">Radu Teodorescu, Brian Greskamp, Jun Nakano, Smruti R. Sarangi, Abhishek Tiwari and Josep Torrellas, <strong>VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects</strong>, Workshop on Architectural Support for Gigascale Integration (ASGI), in conjunction with ISCA, June 2007 [<a href="../../download/papers/teodorescu-varius.pdf" target="self">pdf</a>]</p>
            </li>
            <li>
            <p style="font-size:18px;">S. Chen, B. Falsafi, P. B. Gibbons, M. Kozuch, T. C. Mowry, R. Teodorescu, A. Ailamaki, L. Fix, G. R. Ganger, B. Lin, S. W. Schlosser, <strong>Log-Based Architectures for Continuous Monitoring of Deployed Code</strong>, Workshop on Architectural and System Support for Improving Software Dependability (ASID), in conjunction with ASPLOS, October 2006 [<a href="../../download/papers/lba-ASID.pdf" target="self">pdf</a>]</p>
            </li>
            <li>
            <p style="font-size:18px;">Radu Teodorescu and Josep Torrellas,<strong> Empowering Software Debugging Through Architectural Support for Program Rollback</strong>, Workshop on the Evaluation of Software Defect Detection Tools, in conjunction with PLDI 2005, Chicago, June 2005 [<a href="../../download/papers/teodorescu-BUGS05.pdf" target="self">pdf</a>]</p>
            </li>
            <li>
            <p style="font-size:18px;">Radu Teodorescu and Josep Torrellas, <strong>The Design Complexity of Program Undo Support in a General-Purpose Processor</strong>, Workshop on Complexity-Effective Design, in conjunction with ISCA 2005, Madison, Wisconsin, June 2005 [<a href="../../download/papers/teodorescu-WCED05.pdf" target="self">pdf</a>]</p>
            </li>
            <li>
            <p style="font-size:18px;">Radu Teodorescu and Josep Torrellas, <strong>Prototyping Architectural Support for Program Rollback: An Application to Software Debugging</strong>, Workshop on Architecture Research Using FPGA Platforms, in conjunction with HPCA-11, San Francisco, February 2005 [<a href="../../download/papers/teodorescu-WARFP05.pdf" target="self">abstract</a>]</p>
            </li>
        </ul>
   </div>
   </details>
    <hr>
    <details>
        <summary>Theses</summary>
        <div class="details-content">
            <h3>Ph.D. </h3>
            <ul>
            <li><p style="font-size:18px;"></p><strong>Multilayer Techniques to Address Parameter Variation</strong>, University of Illinois at Urbana-Champaign, October 2008. Josep Torrellas, advisor.</p>
            </li>
            </ul>
            <h3>Master's Thesis</h3>
            <ul>
            <li>
            <p style="font-size:18px;"><strong>Prototyping Architectural Support for Program Rollback Using Programmable Logic</strong>, University of Illinois at Urbana-Champaign, May 2005. Josep Torrellas, advisor. [<a href="../../download/papers/teodorescu-MS-thesis.pdf" target="self">pdf</a>] <br />[Winner of the <a href="http://www.cs.uiuc.edu/awards/awards.php?name=kuck" target="self">David J. Kuck Outstanding Thesis Award</a>.]</p>
            </li>
            </ul>
            <h3>Engineer Diploma </h3>
            <ul>
            <li>
            <p style="font-size:18px;"><strong>DICOM Compliant Structured Reports - Encoding and Communication</strong>, Technical University of Cluj-Napoca, June 2002. Sergiu Nedevschi, advisor.</p>
            </li>
            </ul>
        </div>
    </details>
    <hr>
    <details>
        <summary>Technical Reports</summary>
        <div class="details-content">
                <ul>
                    <li>
                        <p style="font-size:18px; ">Shimin Chen, Babak Falsafi, PB Gibbons, M Kozuch, TC Mowry, R Teodorescu, A Ailamaki, L Fix, GR Ganger, SW Schlosser, <strong>Logs and lifeguards: Accelerating dynamic program monitoring</strong>, Technical Report IRP-TR-06-05, Intel Research Pittsburgh, May 2006 [<a href="http://www.cse.ohio-state.edu/~teodores/download/papers/IRP-TR-06-05.pdf" target="self">pdf</a>]</p>
                    </li>
                    <li>
                        <p style="font-size:18px; ">Nedevschi, S., Salomie, I., Nedevschi, S., Jr., Gyongyi, Z. and Teodorescu, R., <strong>DICOM Compatible Distributed System for Medical Image Acquisition, Processing, Storage, and Retrieval in Hospital Environments</strong>, TR 34970/2001, Technical University of Cluj-Napoca, Romania</p>
                    </li>
                    <li>
                        <p style="font-size:18px; ">Nedevschi, S., Pusztai, K., Cret, O., Nedevschi, S., Jr., Gyongyi, Z., Teodorescu, R. and Balaban, R., <strong>Research and Application Development in the Domains of Reconfigurable Architectures and Rapid Prototyping</strong>, TR 37118/2000, Technical University of Cluj-Napoca, Romania</p>
                    </li>
                    <li>
                        <p style="font-size:18px;">Nedevschi, S., Pusztai, K., Cret, O., Nedevschi, S., Jr., Gyongyi, Z. and Teodorescu, R., <strong>Research in the Domain of Reconfigurable Architectures, Development of Teaching Aids and Demonstrative Materials</strong>, TR 33830/1999, Technical University of Cluj-Napoca, Romania</p>
                    </li>
                </ul>
        </div>
    </details>
   <hr>
  </body>

        <footer>
      <div class="footer">
        <h2><b>Department of Computer Science and Engineering</b></h2>
         <p>395 Dreese Laboratories<br/>
          2015 Neil Avenue<br/>
          Columbus, OH, 43210-1277</p>
        <p>(614) 292-5813 Phone</p>
        <p>(614) 292-2911 Fax</p>
        <ul class="social">
          <li><a href="https://www.facebook.com/OSUCSE/" target="_blank"><i class="fa fa-facebook"></i></a></li>
          <li><a href="https://twitter.com/osuengineering" target="_blank"><i class="fa fa-twitter"></i></a></li>
          <li><a href="https://www.youtube.com/user/OhioStateCSE" target="_blank"><i class="fa fa-youtube"></i></a></li>
          <li><a href="https://www.linkedin.com/company/the-ohio-state-university-college-of-engineering" target="_blank"><i class="fa fa-linkedin-square"></i></a></li>
        </ul>
      </div>
      <div class="footer-bottom">
        <p>copyright &copy;2022 CSE 3901. designed by GROUP 3</p>
      </div>
    </footer>
  </body>
</html>
