{"name":"SPDIF","description":"SPDIF","groupName":"SPDIF","prependToName":"","baseAddress":"0x40380000","addressBlock":{"offset":"0","size":"0x54","usage":"registers"},"interrupts":[{"name":"SPDIF","value":60}],"registers":{"SCR":{"name":"SCR","description":"SPDIF Configuration Register","addressOffset":"0","size":32,"access":"read-write","resetValue":"0x400","resetMask":"0xFFFFFFFF","fields":{"USrc_Sel":{"name":"USrc_Sel","description":"USrc_Sel","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"none","description":"No embedded U channel","value":"0"},{"name":"spdif_rxblock","description":"U channel from SPDIF receive block (CD mode)","value":"0x1"},{"name":"chip_transmit","description":"U channel from on chip transmitter","value":"0x3"}]},"TxSel":{"name":"TxSel","description":"TxSel","bitOffset":2,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"off_out0","description":"Off and output 0","value":"0"},{"name":"feedthru","description":"Feed-through SPDIFIN","value":"0x1"},{"name":"normal_op","description":"Tx Normal operation","value":"0x5"}]},"ValCtrl":{"name":"ValCtrl","description":"ValCtrl","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"always_set","description":"Outgoing Validity always set","value":"0"},{"name":"always_clear","description":"Outgoing Validity always clear","value":"0x1"}]},"InputSrcSel":{"name":"InputSrcSel","description":"InputSrcSel","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"spdif_in","description":"SPDIF_IN","value":"0"},{"name":"none_sel_1","description":"None","value":"0x1"},{"name":"none_sel_2","description":"None","value":"0x2"},{"name":"none_sel_3","description":"None","value":"0x3"}]},"DMA_TX_En":{"name":"DMA_TX_En","description":"DMA_TX_En","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DMA_Rx_En":{"name":"DMA_Rx_En","description":"DMA_Rx_En","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TxFIFO_Ctrl":{"name":"TxFIFO_Ctrl","description":"TxFIFO_Ctrl","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"send_zero","description":"Send out digital zero on SPDIF Tx","value":"0"},{"name":"normal","description":"Tx Normal operation","value":"0x1"},{"name":"reset_one","description":"Reset to 1 sample remaining","value":"0x2"}]},"soft_reset":{"name":"soft_reset","description":"soft_reset","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LOW_POWER":{"name":"LOW_POWER","description":"LOW_POWER","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TxFIFOEmpty_Sel":{"name":"TxFIFOEmpty_Sel","description":"TxFIFOEmpty_Sel","bitOffset":15,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"empty_int_0","description":"Empty interrupt if 0 sample in Tx left and right FIFOs","value":"0"},{"name":"empty_int_4","description":"Empty interrupt if at most 4 sample in Tx left and right FIFOs","value":"0x1"},{"name":"empty_int_8","description":"Empty interrupt if at most 8 sample in Tx left and right FIFOs","value":"0x2"},{"name":"empty_int_12","description":"Empty interrupt if at most 12 sample in Tx left and right FIFOs","value":"0x3"}]},"TxAutoSync":{"name":"TxAutoSync","description":"TxAutoSync","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"off","description":"Tx FIFO auto sync off","value":"0"},{"name":"on","description":"Tx FIFO auto sync on","value":"0x1"}]},"RxAutoSync":{"name":"RxAutoSync","description":"RxAutoSync","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"off","description":"Rx FIFO auto sync off","value":"0"},{"name":"on","description":"RxFIFO auto sync on","value":"0x1"}]},"RxFIFOFull_Sel":{"name":"RxFIFOFull_Sel","description":"RxFIFOFull_Sel","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"full_int_1","description":"Full interrupt if at least 1 sample in Rx left and right FIFOs","value":"0"},{"name":"full_int_4","description":"Full interrupt if at least 4 sample in Rx left and right FIFOs","value":"0x1"},{"name":"full_int_8","description":"Full interrupt if at least 8 sample in Rx left and right FIFOs","value":"0x2"},{"name":"full_int_16","description":"Full interrupt if at least 16 sample in Rx left and right FIFO","value":"0x3"}]},"RxFIFO_Rst":{"name":"RxFIFO_Rst","description":"RxFIFO_Rst","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"normal","description":"Normal operation","value":"0"},{"name":"reset_one","description":"Reset register to 1 sample remaining","value":"0x1"}]},"RxFIFO_Off_On":{"name":"RxFIFO_Off_On","description":"RxFIFO_Off_On","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"on_0","description":"SPDIF Rx FIFO is on","value":"0"},{"name":"off_1","description":"SPDIF Rx FIFO is off. Does not accept data from interface","value":"0x1"}]},"RxFIFO_Ctrl":{"name":"RxFIFO_Ctrl","description":"RxFIFO_Ctrl","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"normal","description":"Normal operation","value":"0"},{"name":"always_zero","description":"Always read zero from Rx data register","value":"0x1"}]}}},"SRCD":{"name":"SRCD","description":"CDText Control Register","addressOffset":"0x4","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"USyncMode":{"name":"USyncMode","description":"USyncMode","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"non_cddata","description":"Non-CD data","value":"0"},{"name":"cduser_chsubcode","description":"CD user channel subcode","value":"0x1"}]}}},"SRPC":{"name":"SRPC","description":"PhaseConfig Register","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"GainSel":{"name":"GainSel","description":"GainSel","bitOffset":3,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"gainsel_0b000","description":"24*(2**10)","value":"0"},{"name":"gainsel_0b001","description":"16*(2**10)","value":"0x1"},{"name":"gainsel_0b010","description":"12*(2**10)","value":"0x2"},{"name":"gainsel_0b011","description":"8*(2**10)","value":"0x3"},{"name":"gainsel_0b100","description":"6*(2**10)","value":"0x4"},{"name":"gainsel_0b101","description":"4*(2**10)","value":"0x5"},{"name":"gainsel_0b110","description":"3*(2**10)","value":"0x6"}]},"LOCK":{"name":"LOCK","description":"LOCK","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"ClkSrc_Sel":{"name":"ClkSrc_Sel","description":"ClkSrc_Sel","bitOffset":7,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"clksrc_0b0000","description":"if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)","value":"0"},{"name":"clksrc_0b0001","description":"if (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)","value":"0x1"},{"name":"clksrc_0b0011","description":"if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK","value":"0x3"},{"name":"clksrc_0b0101","description":"REF_CLK_32K (XTALOSC)","value":"0x5"},{"name":"clksrc_0b0110","description":"tx_clk (SPDIF0_CLK_ROOT)","value":"0x6"},{"name":"clksrc_0b1000","description":"SPDIF_EXT_CLK","value":"0x8"}]}}},"SIE":{"name":"SIE","description":"InterruptEn Register","addressOffset":"0xC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RxFIFOFul":{"name":"RxFIFOFul","description":"RxFIFOFul","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TxEm":{"name":"TxEm","description":"TxEm","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"LockLoss":{"name":"LockLoss","description":"LockLoss","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RxFIFOResyn":{"name":"RxFIFOResyn","description":"RxFIFOResyn","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RxFIFOUnOv":{"name":"RxFIFOUnOv","description":"RxFIFOUnOv","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"UQErr":{"name":"UQErr","description":"UQErr","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"UQSync":{"name":"UQSync","description":"UQSync","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"QRxOv":{"name":"QRxOv","description":"QRxOv","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"QRxFul":{"name":"QRxFul","description":"QRxFul","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"URxOv":{"name":"URxOv","description":"URxOv","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"URxFul":{"name":"URxFul","description":"URxFul","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BitErr":{"name":"BitErr","description":"BitErr","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SymErr":{"name":"SymErr","description":"SymErr","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ValNoGood":{"name":"ValNoGood","description":"ValNoGood","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CNew":{"name":"CNew","description":"CNew","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TxResyn":{"name":"TxResyn","description":"TxResyn","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TxUnOv":{"name":"TxUnOv","description":"TxUnOv","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"Lock":{"name":"Lock","description":"Lock","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"SIC":{"name":"SIC","description":"InterruptClear Register","addressOffset":"0x10","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"LockLoss":{"name":"LockLoss","description":"LockLoss","bitOffset":2,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"RxFIFOResyn":{"name":"RxFIFOResyn","description":"RxFIFOResyn","bitOffset":3,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"RxFIFOUnOv":{"name":"RxFIFOUnOv","description":"RxFIFOUnOv","bitOffset":4,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"UQErr":{"name":"UQErr","description":"UQErr","bitOffset":5,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"UQSync":{"name":"UQSync","description":"UQSync","bitOffset":6,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"QRxOv":{"name":"QRxOv","description":"QRxOv","bitOffset":7,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"URxOv":{"name":"URxOv","description":"URxOv","bitOffset":9,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"BitErr":{"name":"BitErr","description":"BitErr","bitOffset":14,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"SymErr":{"name":"SymErr","description":"SymErr","bitOffset":15,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"ValNoGood":{"name":"ValNoGood","description":"ValNoGood","bitOffset":16,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"CNew":{"name":"CNew","description":"CNew","bitOffset":17,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"TxResyn":{"name":"TxResyn","description":"TxResyn","bitOffset":18,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"TxUnOv":{"name":"TxUnOv","description":"TxUnOv","bitOffset":19,"bitWidth":1,"access":"write-only","enumeratedValues":[]},"Lock":{"name":"Lock","description":"Lock","bitOffset":20,"bitWidth":1,"access":"write-only","enumeratedValues":[]}}},"SIS":{"name":"SIS","description":"InterruptStat Register","addressOffset":"0x10","size":32,"access":"read-only","resetValue":"0x2","resetMask":"0xFFFFFFFF","fields":{"RxFIFOFul":{"name":"RxFIFOFul","description":"RxFIFOFul","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"TxEm":{"name":"TxEm","description":"TxEm","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"LockLoss":{"name":"LockLoss","description":"LockLoss","bitOffset":2,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"RxFIFOResyn":{"name":"RxFIFOResyn","description":"RxFIFOResyn","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"RxFIFOUnOv":{"name":"RxFIFOUnOv","description":"RxFIFOUnOv","bitOffset":4,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"UQErr":{"name":"UQErr","description":"UQErr","bitOffset":5,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"UQSync":{"name":"UQSync","description":"UQSync","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"QRxOv":{"name":"QRxOv","description":"QRxOv","bitOffset":7,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"QRxFul":{"name":"QRxFul","description":"QRxFul","bitOffset":8,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"URxOv":{"name":"URxOv","description":"URxOv","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"URxFul":{"name":"URxFul","description":"URxFul","bitOffset":10,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"BitErr":{"name":"BitErr","description":"BitErr","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"SymErr":{"name":"SymErr","description":"SymErr","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"ValNoGood":{"name":"ValNoGood","description":"ValNoGood","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"CNew":{"name":"CNew","description":"CNew","bitOffset":17,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"TxResyn":{"name":"TxResyn","description":"TxResyn","bitOffset":18,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"TxUnOv":{"name":"TxUnOv","description":"TxUnOv","bitOffset":19,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"Lock":{"name":"Lock","description":"Lock","bitOffset":20,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"SRL":{"name":"SRL","description":"SPDIFRxLeft Register","addressOffset":"0x14","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RxDataLeft":{"name":"RxDataLeft","description":"RxDataLeft","bitOffset":0,"bitWidth":24,"access":"read-only","enumeratedValues":[]}}},"SRR":{"name":"SRR","description":"SPDIFRxRight Register","addressOffset":"0x18","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RxDataRight":{"name":"RxDataRight","description":"RxDataRight","bitOffset":0,"bitWidth":24,"access":"read-only","enumeratedValues":[]}}},"SRCSH":{"name":"SRCSH","description":"SPDIFRxCChannel_h Register","addressOffset":"0x1C","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RxCChannel_h":{"name":"RxCChannel_h","description":"RxCChannel_h","bitOffset":0,"bitWidth":24,"access":"read-only","enumeratedValues":[]}}},"SRCSL":{"name":"SRCSL","description":"SPDIFRxCChannel_l Register","addressOffset":"0x20","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RxCChannel_l":{"name":"RxCChannel_l","description":"RxCChannel_l","bitOffset":0,"bitWidth":24,"access":"read-only","enumeratedValues":[]}}},"SRU":{"name":"SRU","description":"UchannelRx Register","addressOffset":"0x24","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RxUChannel":{"name":"RxUChannel","description":"RxUChannel","bitOffset":0,"bitWidth":24,"access":"read-only","enumeratedValues":[]}}},"SRQ":{"name":"SRQ","description":"QchannelRx Register","addressOffset":"0x28","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RxQChannel":{"name":"RxQChannel","description":"RxQChannel","bitOffset":0,"bitWidth":24,"access":"read-only","enumeratedValues":[]}}},"STL":{"name":"STL","description":"SPDIFTxLeft Register","addressOffset":"0x2C","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TxDataLeft":{"name":"TxDataLeft","description":"TxDataLeft","bitOffset":0,"bitWidth":24,"access":"write-only","enumeratedValues":[]}}},"STR":{"name":"STR","description":"SPDIFTxRight Register","addressOffset":"0x30","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TxDataRight":{"name":"TxDataRight","description":"TxDataRight","bitOffset":0,"bitWidth":24,"access":"write-only","enumeratedValues":[]}}},"STCSCH":{"name":"STCSCH","description":"SPDIFTxCChannelCons_h Register","addressOffset":"0x34","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TxCChannelCons_h":{"name":"TxCChannelCons_h","description":"TxCChannelCons_h","bitOffset":0,"bitWidth":24,"access":"read-write","enumeratedValues":[]}}},"STCSCL":{"name":"STCSCL","description":"SPDIFTxCChannelCons_l Register","addressOffset":"0x38","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TxCChannelCons_l":{"name":"TxCChannelCons_l","description":"TxCChannelCons_l","bitOffset":0,"bitWidth":24,"access":"read-write","enumeratedValues":[]}}},"SRFM":{"name":"SRFM","description":"FreqMeas Register","addressOffset":"0x44","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FreqMeas":{"name":"FreqMeas","description":"FreqMeas","bitOffset":0,"bitWidth":24,"access":"read-only","enumeratedValues":[]}}},"STC":{"name":"STC","description":"SPDIFTxClk Register","addressOffset":"0x50","size":32,"access":"read-write","resetValue":"0x20F00","resetMask":"0xFFFFFFFF","fields":{"TxClk_DF":{"name":"TxClk_DF","description":"TxClk_DF","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[{"name":"div1","description":"divider factor is 1","value":"0"},{"name":"div2","description":"divider factor is 2","value":"0x1"},{"name":"div128","description":"divider factor is 128","value":"0x7F"}]},"tx_all_clk_en":{"name":"tx_all_clk_en","description":"tx_all_clk_en","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"disable","description":"disable transfer clock.","value":"0"},{"name":"enable","description":"enable transfer clock.","value":"0x1"}]},"TxClk_Source":{"name":"TxClk_Source","description":"TxClk_Source","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"txclk_src_0b000","description":"REF_CLK_32K input (XTALOSC 32 kHz clock)","value":"0"},{"name":"txclk_src_0b001","description":"tx_clk input (from SPDIF0_CLK_ROOT. See clock control block for more information.)","value":"0x1"},{"name":"txclk_src_0b011","description":"SPDIF_EXT_CLK, from pads","value":"0x3"},{"name":"txclk_src_0b101","description":"ipg_clk input (frequency divided)","value":"0x5"}]},"SYSCLK_DF":{"name":"SYSCLK_DF","description":"SYSCLK_DF","bitOffset":11,"bitWidth":9,"access":"read-write","enumeratedValues":[{"name":"no_clk","description":"no clock signal","value":"0"},{"name":"div2","description":"divider factor is 2","value":"0x1"},{"name":"div512","description":"divider factor is 512","value":"0x1FF"}]}}}},"derivedFrom":null}