
---------- Begin Simulation Statistics ----------
final_tick                               2261756228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              138499155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793676                       # Number of bytes of host memory used
host_op_rate                                138485478                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.85                       # Real time elapsed on the host
host_tick_rate                             1752124875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117471669                       # Number of instructions simulated
sim_ops                                     117471669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001486                       # Number of seconds simulated
sim_ticks                                  1486285000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          593                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            6                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          608                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398497500     96.27%     96.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1175000      0.08%     96.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               52026500      3.58%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452676000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241356000     77.91%     77.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68428500     22.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          724                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          727                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1627162000     98.14%     98.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 939500      0.06%     98.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28110000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657924500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         218316500     15.34%     15.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23258500      1.63%     16.97% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1181774500     83.03%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650543000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 806000      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5299000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657710000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         1336                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           26                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         1378                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            6                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1650170000     97.55%     97.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1072500      0.06%     97.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39809500      2.35%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1691618000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1483087500     86.29%     86.29% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235689000     13.71%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    23999                       # Number of branches fetched
system.switch_cpus0.committedInsts             171713                       # Number of instructions committed
system.switch_cpus0.committedOps               171713                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64297                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35187                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29110                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.777481                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.222519                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904673                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      646343.656803                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17622                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2258329.343197                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165691                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165691                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229134                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       117884                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35391                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64563                       # number of memory refs
system.switch_cpus0.num_store_insts             29172                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2880      1.68%      1.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99453     57.88%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36284     21.12%     80.79% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29340     17.08%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     97.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            171825                       # Class of executed instruction
system.switch_cpus1.Branches                    21473                       # Number of branches fetched
system.switch_cpus1.committedInsts             143370                       # Number of instructions committed
system.switch_cpus1.committedOps               143370                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41333                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25895                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15438                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.827774                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.172226                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2903192                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      500004.323860                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16616                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2403187.676140                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137878                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137878                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184461                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105419                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26779                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42443                       # number of memory refs
system.switch_cpus1.num_store_insts             15664                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90681     63.08%     65.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27718     19.28%     84.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15542     10.81%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143755                       # Class of executed instruction
system.switch_cpus2.Branches                      559                       # Number of branches fetched
system.switch_cpus2.committedInsts               3757                       # Number of instructions committed
system.switch_cpus2.committedOps                 3757                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1286                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 829                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994348                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005652                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902848                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16406.930439                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2886441.069561                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3568                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3568                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4826                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2845                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                829                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1289                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2213     58.90%     59.54% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             870     23.16%     82.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.27%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3757                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313038                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686962                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2972570                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2042043.000626                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      930526.999374                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         8675                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           39                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           87                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        57653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            126                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                420                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2176                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3239                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           420                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       372544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       372688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  372688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              260                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3954                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3954    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3954                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16245706                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           19258987                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 335213333.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 460342718.674178                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     34861000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    865201000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8400500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1005640000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1021021500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735206500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    288889750                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 388034035.690277                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     33948500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    866022000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15695500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1155559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584973500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    250886500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 411847002.344519                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      1871500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    865522000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    255976500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   1003546000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1486285000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3647                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113151                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3647                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113151                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1583000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1583000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1583000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1583000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508124                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14390.909091                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     4.007869                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14390.909091                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     4.007869                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1473000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1473000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1473000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1473000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13390.909091                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13390.909091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13390.909091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13390.909091                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3647                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1583000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1583000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14390.909091                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     4.007869                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1473000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1473000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13390.909091                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13390.909091                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689369                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24462819                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.015811                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.641750                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047620                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938753                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000093                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49411221                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49411221                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1178                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282589                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1178                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282589                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           74                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290840                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           74                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290840                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1137500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1137500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1137500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1137500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1252                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573429                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1252                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573429                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038403                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 15371.621622                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     3.911085                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 15371.621622                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     3.911085                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108147                       # number of writebacks
system.cpu2.dcache.writebacks::total           108147                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1063500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1063500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1063500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1063500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14371.621622                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14371.621622                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14371.621622                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14371.621622                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166979                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487260                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           58                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       868500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       868500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640153                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.071341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032950                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 14974.137931                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     5.680443                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       810500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       810500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13974.137931                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13974.137931                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933276                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16812.500000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.950024                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       253000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       253000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15812.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15812.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        39500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        39500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231100                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         7900                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.560280                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         6900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        72500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9062.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     3.266796                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        64500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8062.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.467242                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698512                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275555                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.938205                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.442989                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024253                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          611                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15687697                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15687697                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1486285000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450169                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721901                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450169                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721901                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4634                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343629                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4634                       # number of overall misses
system.cpu3.icache.overall_misses::total       343629                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     65437000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     65437000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     65437000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     65437000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065530                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065530                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.010189                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022809                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.010189                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022809                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14121.061718                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   190.429213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14121.061718                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   190.429213                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches              675                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       343986                       # number of writebacks
system.cpu3.icache.writebacks::total           343986                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4632                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4632                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher          875                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4632                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5507                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     60796500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     60796500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     16984999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     60796500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     77781499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010185                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000307                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010185                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000366                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13125.323834                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13125.323834                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 19411.427429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13125.323834                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14124.114581                       # average overall mshr miss latency
system.cpu3.icache.replacements                343986                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450169                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721901                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4634                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343629                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     65437000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     65437000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065530                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.010189                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022809                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14121.061718                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   190.429213                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4632                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4632                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     60796500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     60796500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.010185                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13125.323834                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13125.323834                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher          875                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total          875                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     16984999                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     16984999                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 19411.427429                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 19411.427429                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799143                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14880440                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343991                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.258225                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.580973                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.022272                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.195898                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977697                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000043                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000383                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           65                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.126953                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30475562                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30475562                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158604                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790789                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158604                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790789                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11407                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213419                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11407                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213419                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    341549500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    341549500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    341549500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    341549500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004208                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004208                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067096                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042648                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067096                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042648                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29942.096958                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1600.370632                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29942.096958                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1600.370632                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105305                       # number of writebacks
system.cpu3.dcache.writebacks::total           105305                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    330142500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    330142500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    330142500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    330142500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067096                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067096                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28942.096958                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28942.096958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28942.096958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28942.096958                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147406                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78008                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869084                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4685                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114297                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62969500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62969500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983381                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056655                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13440.661686                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   550.928721                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     58284500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58284500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12440.661686                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12440.661686                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    278580000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    278580000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 41443.022910                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2810.475979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    271858000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    271858000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 40443.022910                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40443.022910                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1173500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1173500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12484.042553                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    83.971377                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11484.042553                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11484.042553                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4681.818182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.253141                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094834                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121146                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193956                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403648                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.668098                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.426736                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974285                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000417                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          791                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481368                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481368                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1486285000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169083                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212230                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169083                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212230                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2742                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504177                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2742                       # number of overall misses
system.cpu0.icache.overall_misses::total       504177                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42662500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42662500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42662500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42662500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       171825                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716407                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       171825                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716407                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015958                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015958                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15558.898614                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    84.618100                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15558.898614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    84.618100                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              286                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       504027                       # number of writebacks
system.cpu0.icache.writebacks::total           504027                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2742                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2742                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher          397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2742                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3139                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     39920500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39920500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     12094533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     39920500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     52015033                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015958                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015958                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14558.898614                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14558.898614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30464.818640                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14558.898614                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16570.574387                       # average overall mshr miss latency
system.cpu0.icache.replacements                504027                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169083                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2742                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42662500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42662500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       171825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716407                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015958                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15558.898614                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    84.618100                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2742                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2742                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     39920500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39920500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015958                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14558.898614                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14558.898614                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher          397                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total          397                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     12094533                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     12094533                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30464.818640                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 30464.818640                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472333                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72698289                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           504062                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.224895                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.149408                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.023845                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.299080                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998339                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000584                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           49                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.095703                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937388                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937388                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784305                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58658                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784305                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4509                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587851                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57018500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57018500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57018500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57018500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63167                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372156                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63167                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372156                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071382                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071382                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12645.486804                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.033146                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12645.486804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.033146                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352530                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352530                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52509500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52509500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52509500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52509500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071382                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071382                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11645.486804                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11645.486804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11645.486804                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11645.486804                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546676                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297319                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27459500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27459500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34670                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069628                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11375.103563                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    11.952846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2414                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2414                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25045500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25045500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069628                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10375.103563                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10375.103563                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981897                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29559000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29559000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073517                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14109.307876                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   101.740944                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27464000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27464000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073517                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13109.307876                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13109.307876                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           90                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12595                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1044000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1044000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.142631                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data        11600                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.890036                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       954000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       954000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.142631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data        10600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       144000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       144000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5538.461538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.070709                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4538.461538                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4538.461538                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076757                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795956                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895380                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.459068                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.617688                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984823                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000603                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985427                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          997                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204000                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204000                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1486285000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142222                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157507                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142222                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157507                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1533                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39264                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1533                       # number of overall misses
system.cpu1.icache.overall_misses::total        39264                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     21833000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21833000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     21833000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21833000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143755                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196771                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143755                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196771                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.010664                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007555                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.010664                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007555                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14242.009132                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   556.056438                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14242.009132                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   556.056438                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              454                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        39255                       # number of writebacks
system.cpu1.icache.writebacks::total            39255                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1531                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1531                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          527                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1531                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2058                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     20286000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20286000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher      8424416                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     20286000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28710416                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010650                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000295                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010650                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000396                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13250.163292                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13250.163292                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 15985.609108                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13250.163292                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13950.639456                       # average overall mshr miss latency
system.cpu1.icache.replacements                 39255                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157507                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1533                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39264                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     21833000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21833000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143755                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.010664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007555                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14242.009132                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   556.056438                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1531                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1531                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     20286000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20286000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.010650                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13250.163292                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13250.163292                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          527                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          527                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher      8424416                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total      8424416                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 15985.609108                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 15985.609108                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194202                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5161210                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            39277                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           131.405403                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.969761                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.009661                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.214780                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974550                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000019                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000419                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          470                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.021484                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10433331                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10433331                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38854                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685080                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2146                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36866                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50377500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50377500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50377500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50377500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        41000                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721946                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        41000                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721946                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052341                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052341                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23475.069897                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1366.503011                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23475.069897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1366.503011                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15019                       # number of writebacks
system.cpu1.dcache.writebacks::total            15019                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2146                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2146                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48231500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48231500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48231500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48231500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052341                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052341                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22475.069897                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22475.069897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22475.069897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22475.069897                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24617                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077962                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14347500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14347500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102114                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053487                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10336.815562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   594.050182                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     12959500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12959500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9336.815562                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9336.815562                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     36030000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36030000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47532.981530                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2833.883908                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     35272000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35272000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46532.981530                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46532.981530                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       406000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       406000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data        14500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   405.189621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data        13500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       147500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       147500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  4916.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total    98.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       118500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data         3950                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3950                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543703                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737355                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33882                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.276637                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.064228                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.479474                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000468                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          909                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531763                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531763                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19576                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10811                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6672                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             194                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         9416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 85163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       401728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       481184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       263360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       704768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3248656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5610                       # Total snoops (count)
system.tol2bus.snoopTraffic                    238784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.337532                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.763344                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26385     79.71%     79.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3747     11.32%     91.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1485      4.49%     95.51% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1484      4.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33102                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           52728054                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            114496                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17222492                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8264988                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6834995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4711493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3238494                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3090491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          298                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          781                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2668                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3677                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1522                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1113                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           49                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4581                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8424                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23723                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          298                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          501                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          781                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2668                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3677                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1522                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1113                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           49                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4581                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8424                       # number of overall hits
system.l2.overall_hits::total                   23723                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           99                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           94                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           74                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          405                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2858                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3696                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           99                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           26                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           94                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           74                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          405                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2858                       # number of overall misses
system.l2.overall_misses::total                  3696                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      8430397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      2231975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      7465417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      6468500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    224495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        293137789                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      8430397                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      2231975                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      7465417                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      6468500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6076000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       960000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32212000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       271000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4443500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    224495000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       293137789                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27419                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27419                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.249370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.049336                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.107429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.026988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.005879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.266798                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.057692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.253324                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134797                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.249370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.049336                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.107429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.026988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.005879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.266798                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.057692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.253324                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134797                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 85155.525253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 85845.192308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 79419.329787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 87412.162162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 78909.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 106666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79535.802469                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 90333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        88870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78549.685094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79312.172348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 85155.525253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 85845.192308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 79419.329787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 87412.162162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 78909.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 106666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79535.802469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 90333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        88870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78549.685094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79312.172348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2176                       # number of writebacks
system.l2.writebacks::total                      2176                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3676                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      7440397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      1971975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      6525417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5217500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5212000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     28136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    195898000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    254617289                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      7440397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      1971975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      6525417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5217500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5212000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     28136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    195898000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    254617289                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.249370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.049336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.107429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.024799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.001960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.266140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.253235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.249370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.049336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.107429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.024799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.001960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.266140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.253235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134068                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75155.525253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 75845.192308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 69419.329787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76727.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 68578.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst       139000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69643.564356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77760.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68567.728386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69264.768498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75155.525253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 75845.192308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 69419.329787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76727.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 68578.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst       139000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69643.564356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77760.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68567.728386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69264.768498                       # average overall mshr miss latency
system.l2.replacements                           3809                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12528                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7263                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7263                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7263                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7263                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6071                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3256                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3817000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30574000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    221347000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     255808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.546742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.423823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 74843.137255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 79207.253886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78547.551455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78565.110565                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26714000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    193167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    223248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.546742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.423823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64843.137255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 69207.253886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68547.551455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68565.110565                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           94                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      8430397                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      2231975                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      7465417                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      6468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       960000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4443500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30083789                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.249370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.049336                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.107429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.026988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.005879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 85155.525253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 85845.192308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 79419.329787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 87412.162162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 106666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        88870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85223.198300                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           99                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           94                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      7440397                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      1971975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      6525417                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5217500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       417000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25223289                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.249370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.049336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.107429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.024799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.001960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75155.525253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 75845.192308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 69419.329787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 76727.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst       139000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 77760.869565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74846.554896                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2259000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1638000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       201000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      3148000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.014550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.023399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.042553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.008634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86884.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86210.526316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data       100500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data        78700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83287.356322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           25                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           83                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      1905000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1422000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data        88000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2731000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.013990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.022167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.021277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.008418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011403                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data        76200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        79000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        88000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70025.641026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74048.192771                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       66200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.379890                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     810.168552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1062.467622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6110.963298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    81.059803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      318.516457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2244.456361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    19.918070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3189.219738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9937.365622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.408143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6486.613583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    49.187686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    59.137873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    63.919426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.031728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   308.067310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.681229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.289144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    24.855506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   644.672848                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.002474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.303264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.197956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.001501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           219                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.006683                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.993317                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    409921                       # Number of tag accesses
system.l2.tags.data_accesses                   409921                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       180864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             233280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       139264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          139264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      4262978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher      1119570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher      4047676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2928106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3272589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       129181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17396394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data        86121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1980778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    121688640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156955093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2928106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       129181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1980778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5081125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93699391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93699391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93699391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      4262978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher      1119570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher      4047676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2928106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3272589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       129181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17396394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data        86121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1980778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    121688640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            250654484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        99.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        94.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000741064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9708                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2030                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2176                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              240                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     36730753                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               105074503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10077.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28827.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3645                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.372585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.399623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.744013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          370     34.04%     34.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          244     22.45%     56.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          109     10.03%     66.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      5.70%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      4.78%     77.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      4.32%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      4.42%     85.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      2.30%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130     11.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1087                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.553030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.959278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.744745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.52%      1.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            64     48.48%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            38     28.79%     78.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            12      9.09%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             7      5.30%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      2.27%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3      2.27%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.76%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.76%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.318182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              111     84.09%     84.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.76%     84.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     14.39%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 233280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  137856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  233280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               139264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       156.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1479377499                       # Total gap between requests
system.mem_ctrls.avgGap                     254144.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         6336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         6016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       180864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       137856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 4262977.827267314307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 1119569.934433840215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 4047675.916799268220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2928105.982365428004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3272589.039114302024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 129181.146280827699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17396394.365818131715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43060.382093609238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 86120.764187218476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1980777.576306024799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 121688639.796539694071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 92752063.029634296894                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           99                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           94                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2176                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      3289766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       881998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      2589740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2425750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2094250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       294000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11641999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1688500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     80071000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34476339750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     33229.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     33923.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     27550.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     35672.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     27555.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     98000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28816.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     36706.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28333.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15843906.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5390700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2861430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18956700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8237160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        323874570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        297705120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          773807280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.631830                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    770006236                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    666878764                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2377620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1263735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7068600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3006720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        207857340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        392766240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          731121855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.912288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1026322231                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    410562769                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261756228000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2911862915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1059645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797772                       # Number of bytes of host memory used
host_op_rate                                  1059644                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   286.72                       # Real time elapsed on the host
host_tick_rate                             2261820918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303825299                       # Number of instructions simulated
sim_ops                                     303825299                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.648518                       # Number of seconds simulated
sim_ticks                                648518081000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         7028                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           51                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         7128                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            5                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                10579     84.12%     84.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1330     10.58%     94.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     667      5.30%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12576                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                     13244                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     667                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2823     23.69%     23.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.03%     23.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    664      5.57%     29.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     29.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8423     70.70%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11914                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2823     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.05%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     664     10.52%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2823     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6314                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            647211493500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2241000      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              268163000      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1679573000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        649162203000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.335154                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.529965                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              668                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         5331                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           43                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         5408                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.12%      0.13% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.02%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 9302     82.01%     82.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1328     11.71%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                     685      6.04%     99.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.08%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11343                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                     12286                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     665                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    2855     26.80%     26.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    664      6.23%     33.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     33.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7132     66.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10652                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2855     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     664     10.42%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2854     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6374                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            646422767000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              260575500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1165500      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1106475500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        647790983500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.400168                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598385                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                665                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001504                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.058333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         262066000     52.30%     52.30% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           239064000     47.70%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       123615                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit          213                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       124653                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage          123                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  120      0.11%      0.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                89105     83.57%     83.69% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3123      2.93%     86.62% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     86.62% # number of callpals executed
system.cpu2.kern.callpal::rti                   14117     13.24%     99.86% # number of callpals executed
system.cpu2.kern.callpal::callsys                  61      0.06%     99.92% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.92% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 83      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                106622                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    156279                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     964                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   47329     45.42%     45.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    320      0.31%     45.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    664      0.64%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  55893     53.64%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              104207                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    43488     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     320      0.36%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     664      0.75%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   43487     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                87960                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            624897868000     96.26%     96.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              222672500      0.03%     96.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              364250000      0.06%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            23679217000      3.65%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        649164575000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918845                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.778040                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844089                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               9638                      
system.cpu2.kern.mode_good::user                 9639                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            14236                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               9639                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.677016                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.807414                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      309040592000     47.41%     47.41% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        342828280000     52.59%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     120                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         3099                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           30                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         3160                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.03%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 8960     81.75%     81.78% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1331     12.14%     93.92% # number of callpals executed
system.cpu3.kern.callpal::rti                     666      6.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 10960                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                     11628                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     669                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    2729     26.52%     26.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    664      6.45%     32.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.03%     33.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6896     67.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               10292                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2729     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     664     10.84%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.05%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2728     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 6124                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            647120190000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              258282000      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2145500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1054808000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        648435425500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.395592                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.595025                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              669                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 32980992                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                4019                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       4033                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5367953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10725473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   207517                       # Number of branches fetched
system.switch_cpus0.committedInsts            1425395                       # Number of instructions committed
system.switch_cpus0.committedOps              1425395                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              496050                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              320067                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             175983                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.996178                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         153339                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             153339                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.003822                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1298324542                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4961985.981546                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       100723                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              66718                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1293362556.018454                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1367891                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1367891                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1877311                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1087700                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             320072                       # Number of load instructions
system.switch_cpus0.num_mem_refs               496720                       # number of memory refs
system.switch_cpus0.num_store_insts            176648                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         6629      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           852794     59.83%     60.29% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            5453      0.38%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          328876     23.07%     83.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         177976     12.49%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         53667      3.77%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1425395                       # Class of executed instruction
system.switch_cpus1.Branches                   195375                       # Number of branches fetched
system.switch_cpus1.committedInsts            1353572                       # Number of instructions committed
system.switch_cpus1.committedOps              1353572                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              462411                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              291768                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             170643                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.996439                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         301775                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             301654                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.003561                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1295580473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4613879.934311                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts       108162                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              51057                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1290966593.065689                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1299815                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1299815                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      1796388                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1020991                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             292027                       # Number of load instructions
system.switch_cpus1.num_mem_refs               463406                       # number of memory refs
system.switch_cpus1.num_store_insts            171379                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        11773      0.87%      0.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           817729     60.41%     61.28% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            4284      0.32%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          297040     21.94%     83.54% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         171461     12.67%     96.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.01%     96.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          199      0.01%     96.23% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         51057      3.77%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1353729                       # Class of executed instruction
system.switch_cpus2.Branches                 17024110                       # Number of branches fetched
system.switch_cpus2.committedInsts          181797038                       # Number of instructions committed
system.switch_cpus2.committedOps            181797038                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        35962676                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_hits            64254294                       # DTB hits
system.switch_cpus2.dtb.data_misses             48345                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         9863360                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            20660273                       # DTB read hits
system.switch_cpus2.dtb.read_misses             17930                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       26099316                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           43594021                       # DTB write hits
system.switch_cpus2.dtb.write_misses            30415                       # DTB write misses
system.switch_cpus2.idle_fraction            0.001981                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses      102109695                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits          102109389                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.998019                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1298330466                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1295758868.377586                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     15183990                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses         10566                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                10566                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          970                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          974                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1322228                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2571597.622414                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    166619708                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           166619708                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    239306442                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    105344271                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           20681563                       # Number of load instructions
system.switch_cpus2.num_mem_refs             64307038                       # number of memory refs
system.switch_cpus2.num_store_insts          43625475                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass     14426570      7.93%      7.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        101688482     55.92%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          118586      0.07%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           9059      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            110      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             39      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        20938198     11.51%     75.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       43646618     24.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          683      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          674      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1016384      0.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         181845404                       # Class of executed instruction
system.switch_cpus3.Branches                   144960                       # Number of branches fetched
system.switch_cpus3.committedInsts            1006744                       # Number of instructions committed
system.switch_cpus3.committedOps              1006744                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              343542                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              220651                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             122891                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997352                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         138742                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             138742                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002648                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1296870851                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3434179.248151                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        70350                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              41990                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1293436671.751849                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       962827                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              962827                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      1328669                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       773056                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             220670                       # Number of load instructions
system.switch_cpus3.num_mem_refs               344236                       # number of memory refs
system.switch_cpus3.num_store_insts            123566                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         6417      0.64%      0.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           600816     59.68%     60.32% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3848      0.38%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          224805     22.33%     83.03% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         123507     12.27%     95.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.01%     95.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.01%     95.31% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         47212      4.69%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1006746                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       441541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         6911                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5614147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11516888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          17133                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3501                       # Transaction distribution
system.membus.trans_dist::ReadResp            1627629                       # Transaction distribution
system.membus.trans_dist::WriteReq               8260                       # Transaction distribution
system.membus.trans_dist::WriteResp              8260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3749225                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1605889                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1966                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            537                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3227598                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3227572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1624129                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        515328                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1365                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        23521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14542512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14566033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15598815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        39068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    517409216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    517448284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               550429276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2988                       # Total snoops (count)
system.membus.snoopTraffic                      69056                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5381319                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000454                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021306                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5378875     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    2444      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5381319                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22287490                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25726735414                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7063428                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25592463267                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       516391                       # number of demand (read+write) misses
system.iocache.demand_misses::total            516391                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       516391                       # number of overall misses
system.iocache.overall_misses::total           516391                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  60535031937                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  60535031937                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  60535031937                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  60535031937                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       516391                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          516391                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       516391                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         516391                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117227.124286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117227.124286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117227.124286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117227.124286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           593                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   41                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.463415                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         515328                       # number of writebacks
system.iocache.writebacks::total               515328                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       516391                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       516391                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       516391                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       516391                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  34684752847                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  34684752847                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  34684752847                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  34684752847                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67167.616878                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67167.616878                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67167.616878                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67167.616878                       # average overall mshr miss latency
system.iocache.replacements                    516391                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide         1063                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1063                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide    131629178                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    131629178                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide         1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123828.013170                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123828.013170                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     78479178                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     78479178                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73828.013170                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73828.013170                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  60403402759                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  60403402759                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117213.508210                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117213.508210                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  34606273669                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  34606273669                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67153.878052                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67153.878052                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 516391                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               516391                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              4647519                       # Number of tag accesses
system.iocache.tags.data_accesses             4647519                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1940                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          970                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 3995452.577320                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 47179827.375035                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          970    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974192500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          970                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 647245139000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3875589000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         1345                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          672                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 964383476.934524                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 87615959.830156                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          672    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974535500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          672                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   3062012500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 648065696500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735206500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         1349                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          675                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 960811876.296296                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 94146033.945975                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          675    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     33948500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973849500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          675                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   2729925500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 648548016500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584973500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1339                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          670                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 966660173.134328                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 72932237.219852                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          670    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      1871500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974530500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          670                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   3703894000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 647662316000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  651592972500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    181381718                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       205491222                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    181381718                       # number of overall hits
system.cpu2.icache.overall_hits::total      205491222                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       469213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        864076                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       469213                       # number of overall misses
system.cpu2.icache.overall_misses::total       864076                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   6862663500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   6862663500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   6862663500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   6862663500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    181850931                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    206355298                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    181850931                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    206355298                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002580                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004187                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002580                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004187                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14625.902309                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7942.198950                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14625.902309                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7942.198950                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            65738                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       943615                       # number of writebacks
system.cpu2.icache.writebacks::total           943615                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          383                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          383                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          383                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          383                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       468830                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       468830                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher        80595                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       468830                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       549425                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   6389105000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6389105000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   1289154158                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   6389105000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   7678259158                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002578                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002272                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002578                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002663                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13627.764861                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13627.764861                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15995.460736                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13627.764861                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13975.081509                       # average overall mshr miss latency
system.cpu2.icache.replacements                943615                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    181381718                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      205491222                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       469213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       864076                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   6862663500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   6862663500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    181850931                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    206355298                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002580                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004187                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14625.902309                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7942.198950                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          383                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          383                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       468830                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       468830                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   6389105000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6389105000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002578                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002272                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13627.764861                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13627.764861                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher        80595                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total        80595                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   1289154158                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   1289154158                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15995.460736                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 15995.460736                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          487.679826                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          204936646                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           943776                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           217.145431                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   373.619153                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    18.257219                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    95.803454                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.729725                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.035659                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.187116                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.952500                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           41                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.080078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        413654884                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       413654884                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     58699938                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65981349                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     58699938                       # number of overall hits
system.cpu2.dcache.overall_hits::total       65981349                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5158724                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5449490                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5158724                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5449490                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 398032889000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 398032889000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 398032889000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 398032889000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     63858662                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     71430839                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     63858662                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     71430839                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.080783                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.076290                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.080783                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.076290                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 77157.236751                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73040.392587                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 77157.236751                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73040.392587                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3559809                       # number of writebacks
system.cpu2.dcache.writebacks::total          3559809                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      5158724                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5158724                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      5158724                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5158724                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         9432                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         9432                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 392874165000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 392874165000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 392874165000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 392874165000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580583500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580583500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.080783                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072220                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.080783                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072220                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76157.236751                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76157.236751                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76157.236751                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76157.236751                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61554.654368                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 61554.654368                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               5333525                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     18644551                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23131056                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1827843                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1980678                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 130320493500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 130320493500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     20472394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     25111734                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.089283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.078875                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 71297.421879                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65795.900949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1827843                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1827843                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 128492650500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 128492650500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580583500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580583500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.089283                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072788                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 70297.421879                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70297.421879                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177983.905579                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177983.905579                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40055387                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      42850293                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      3330881                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3468812                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 267712395500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 267712395500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     43386268                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     46319105                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.076773                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074889                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80372.848955                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77176.968801                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      3330881                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      3330881                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         6170                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         6170                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 264381514500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 264381514500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.076773                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.071912                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 79372.848955                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 79372.848955                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       177459                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       228779                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        11732                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        27155                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    163703000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    163703000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       189191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       255934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.062011                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.106102                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 13953.545857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6028.466212                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        11732                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11732                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    151971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    151971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.062011                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.045840                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 12953.545857                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12953.545857                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       188956                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       232329                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          224                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22409                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      2558500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2558500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       189180                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       254738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.001184                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.087969                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 11421.875000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   114.172877                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          224                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          224                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      2334500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2334500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.001184                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000879                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 10421.875000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10421.875000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          787.909730                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           71618284                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5444995                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.153049                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   560.017521                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   227.892209                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.546892                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.222551                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.769443                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149329038                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149329038                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  651592972500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      1616547                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15888279                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      1616547                       # number of overall hits
system.cpu3.icache.overall_hits::total       15888279                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        12570                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        351565                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        12570                       # number of overall misses
system.cpu3.icache.overall_misses::total       351565                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    267645000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    267645000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    267645000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    267645000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      1629117                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16239844                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      1629117                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16239844                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.007716                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021648                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.007716                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021648                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 21292.362768                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   761.295920                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 21292.362768                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   761.295920                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             2047                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       353663                       # number of writebacks
system.cpu3.icache.writebacks::total           353663                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           32                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           32                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        12538                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12538                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         2647                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        12538                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15185                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    253857500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    253857500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     93115848                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    253857500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    346973348                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.007696                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000772                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.007696                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000935                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 20247.048971                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20247.048971                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 35177.879864                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 20247.048971                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22849.743036                       # average overall mshr miss latency
system.cpu3.icache.replacements                353663                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      1616547                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15888279                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        12570                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       351565                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    267645000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    267645000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      1629117                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16239844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.007716                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021648                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 21292.362768                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   761.295920                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           32                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        12538                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12538                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    253857500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    253857500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.007696                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000772                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 20247.048971                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20247.048971                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         2647                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         2647                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     93115848                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     93115848                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 35177.879864                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 35177.879864                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          503.299852                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15507779                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           353668                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.848409                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   388.820570                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     9.824265                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   104.655016                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.759415                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.019188                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.204404                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.983008                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           67                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.130859                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32833868                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32833868                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       551914                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5184099                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       551914                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5184099                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        18741                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        220753                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        18741                       # number of overall misses
system.cpu3.dcache.overall_misses::total       220753                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    445343500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    445343500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    445343500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    445343500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       570655                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5404852                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       570655                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5404852                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.032841                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040843                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.032841                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040843                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 23763.059602                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  2017.383682                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 23763.059602                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  2017.383682                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109563                       # number of writebacks
system.cpu3.dcache.writebacks::total           109563                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        18741                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        18741                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        18741                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        18741                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          692                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          692                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    426602500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    426602500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    426602500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    426602500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.032841                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003467                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.032841                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003467                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 22763.059602                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22763.059602                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 22763.059602                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22763.059602                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   983.381503                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   983.381503                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152507                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       325924                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3117000                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         9155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       118767                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    111755000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    111755000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       335079                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3235767                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.027322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036704                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 12206.990715                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   940.960031                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         9155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    102600000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    102600000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.027322                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002829                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11206.990715                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11206.990715                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       225990                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2067099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9586                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101986                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    333588500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    333588500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       235576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2169085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040692                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047018                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34799.551429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3270.924441                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9586                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9586                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          688                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          688                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    324002500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    324002500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040692                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004419                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33799.551429                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33799.551429                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         3765                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        59522                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14086                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2830000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2830000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         3970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        73608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.051637                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.191365                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 13804.878049                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   200.908704                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.051637                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002785                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 12804.878049                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12804.878049                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         3728                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        52234                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          233                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18495                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      4823000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4823000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         3961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70729                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.058824                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.261491                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 20699.570815                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   260.773182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          233                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          233                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      4590000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4590000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.058824                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003294                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 19699.570815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19699.570815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          969.711598                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5215653                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           201066                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.940005                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   774.927316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   194.784282                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.756765                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.190219                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.946984                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          872                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11300316                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11300316                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  651592972500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1728128                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        73771275                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1728128                       # number of overall hits
system.cpu0.icache.overall_hits::total       73771275                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        11798                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        513233                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        11798                       # number of overall misses
system.cpu0.icache.overall_misses::total       513233                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    296176000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    296176000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    296176000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    296176000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1739926                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     74284508                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1739926                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     74284508                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.006781                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006909                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.006781                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006909                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 25103.915918                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   577.079026                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 25103.915918                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   577.079026                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             3546                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       517065                       # number of writebacks
system.cpu0.icache.writebacks::total           517065                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           48                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           48                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        11750                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11750                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         4427                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        11750                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16177                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    282617500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    282617500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher    188125400                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    282617500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    470742900                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.006753                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000158                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.006753                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 24052.553191                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24052.553191                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 42495.007906                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 24052.553191                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29099.517834                       # average overall mshr miss latency
system.cpu0.icache.replacements                517065                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1728128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       73771275                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        11798                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       513233                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    296176000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    296176000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1739926                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     74284508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.006781                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 25103.915918                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   577.079026                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           48                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        11750                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11750                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    282617500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    282617500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.006753                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 24052.553191                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24052.553191                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         4427                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         4427                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher    188125400                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total    188125400                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 42495.007906                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 42495.007906                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.590141                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           73367621                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           517100                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           141.882849                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   397.029759                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    24.037532                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    90.522850                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.775449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.046948                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.176802                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999199                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           99                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        149086628                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       149086628                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       580245                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15305892                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       580245                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15305892                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        11714                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2595056                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        11714                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2595056                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    173076000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    173076000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    173076000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    173076000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       591959                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17900948                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       591959                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17900948                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.019789                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.144968                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.019789                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.144968                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14775.140857                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    66.694514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14775.140857                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    66.694514                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354247                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354247                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        11714                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        11714                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        11714                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        11714                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          993                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          993                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    161362000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    161362000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    161362000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    161362000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     56156000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     56156000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.019789                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000654                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.019789                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000654                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13775.140857                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13775.140857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13775.140857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13775.140857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 56551.863041                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 56551.863041                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549989                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       370514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10140666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         6077                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2300982                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     76837500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     76837500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       376591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12441648                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.016137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12643.985519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    33.393351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         6077                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6077                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     70760500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     70760500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     56156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     56156000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11643.985519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11643.985519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 238961.702128                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 238961.702128                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       209731                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5165226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         5637                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       294074                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     96238500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     96238500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       215368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5459300                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026174                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053867                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 17072.645024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   327.259465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         5637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          758                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          758                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     90601500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     90601500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026174                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001033                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 16072.645024                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16072.645024                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         5157                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       211587                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          140                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12645                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1883000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1883000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         5297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       224232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.026430                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.056392                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data        13450                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   148.912614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          140                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.026430                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000624                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data        12450                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12450                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         4359                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       212090                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          864                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11855                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     14021000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14021000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         5223                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       223945                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.165422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052937                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 16228.009259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  1182.707718                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          864                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          864                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     13157000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13157000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.165422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003858                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 15228.009259                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15228.009259                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          990.197972                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17856584                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2585702                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.905894                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   784.000105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   206.197867                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.765625                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.201365                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.966990                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          912                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         39284875                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        39284875                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  651592972500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1942490                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6957775                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1942490                       # number of overall hits
system.cpu1.icache.overall_hits::total        6957775                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        14807                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         52538                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        14807                       # number of overall misses
system.cpu1.icache.overall_misses::total        52538                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    327685500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    327685500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    327685500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    327685500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1957297                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7010313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1957297                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7010313                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.007565                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007494                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.007565                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007494                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 22130.445060                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6237.114089                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 22130.445060                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6237.114089                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             3276                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        56034                       # number of writebacks
system.cpu1.icache.writebacks::total            56034                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           44                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           44                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        14763                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14763                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         4077                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        14763                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18840                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    311427000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    311427000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher    145474732                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    311427000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    456901732                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.007543                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.007543                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002687                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21095.102621                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21095.102621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 35681.808192                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21095.102621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24251.684289                       # average overall mshr miss latency
system.cpu1.icache.replacements                 56034                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1942490                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6957775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        14807                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        52538                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    327685500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    327685500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1957297                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7010313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.007565                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007494                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 22130.445060                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6237.114089                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           44                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        14763                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14763                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    311427000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    311427000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.007543                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002106                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21095.102621                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21095.102621                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         4077                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         4077                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher    145474732                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total    145474732                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 35681.808192                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 35681.808192                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.053047                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6266210                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            56059                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           111.778840                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   387.582927                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    19.523066                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    94.947053                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.756998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.038131                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.185443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980572                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           88                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14077197                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14077197                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       648808                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2295034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       648808                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2295034                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        20867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         55587                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        20867                       # number of overall misses
system.cpu1.dcache.overall_misses::total        55587                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    604711000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    604711000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    604711000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    604711000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       669675                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2350621                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       669675                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2350621                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.031160                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023648                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.031160                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023648                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28979.297455                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10878.640689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28979.297455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10878.640689                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26298                       # number of writebacks
system.cpu1.dcache.writebacks::total            26298                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        20867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        20867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        20867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          676                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          676                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    583844000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    583844000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    583844000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    583844000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.031160                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008877                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.031160                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008877                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27979.297455                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27979.297455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27979.297455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27979.297455                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40539                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       388246                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1441646                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        10640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        33404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    122749500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    122749500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       398886                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1475050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.026674                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022646                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 11536.607143                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3674.694647                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        10640                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10640                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    112109500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    112109500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.026674                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007213                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10536.607143                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10536.607143                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       260562                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        853388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        10227                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        22183                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    481961500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    481961500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       270789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       875571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037767                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025335                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47126.381148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21726.614975                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        10227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          676                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          676                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    471734500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    471734500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.037767                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011680                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46126.381148                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46126.381148                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         4193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1190                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2683500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2683500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         4409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.048991                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.069078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12423.611111                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2255.042017                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2467500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2467500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.048991                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11423.611111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11423.611111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         4147                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15415                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          254                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1724                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      5086500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5086500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         4401                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17139                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.057714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.100589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 20025.590551                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  2950.406032                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          254                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          254                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      4833500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4833500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.057714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014820                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 19029.527559                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19029.527559                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911862915500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          915.204712                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2030183                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            52226                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.873033                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   706.886687                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   208.318026                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.690319                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.203436                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          925                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.903320                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4823125                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4823125                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               3501                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2430421                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8260                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6690295                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       578261                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3337875                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3889                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1360                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3333241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3333241                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        578263                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1849721                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1365                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        18990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1647912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     15520658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        20214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17293536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1415040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        79921                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1429120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       530704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     70310912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    551441975                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       862464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        83492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              626153628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4869696                       # Total snoops (count)
system.tol2bus.snoopTraffic                 207723392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10634554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055749                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10313232     96.98%     96.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 165230      1.55%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  43339      0.41%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 110052      1.03%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2701      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10634554                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9829152429                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7761534859                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         823987436                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4327995                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          10276597                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5857988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17046820                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          11465986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          17266678                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7999                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         1851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher         1350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher        76460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          747                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         5762                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          575                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         6913                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4068                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       460574                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       332480                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4040                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          478                       # number of demand (read+write) hits
system.l2.demand_hits::total                   895298                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         1851                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher         1350                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher        76460                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          747                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         5762                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          575                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         6913                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4068                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       460574                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       332480                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4040                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          478                       # number of overall hits
system.l2.overall_hits::total                  895298                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         1670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         1225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         4127                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          710                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1772                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          275                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         1678                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          243                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         8143                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      4831785                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         1241                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          214                       # number of demand (read+write) misses
system.l2.demand_misses::total                4853083                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         1670                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         1225                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         4127                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          710                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1772                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          275                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         1678                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          243                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         8143                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      4831785                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         1241                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          214                       # number of overall misses
system.l2.overall_misses::total               4853083                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    144459353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    105601355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    355907603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     61984714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    146048000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     27086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    140633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     21484500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    682666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 381655421500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    103877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     18931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     383464101025                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    144459353                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    105601355                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    355907603                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     61984714                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    146048000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     27086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    140633000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     21484500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    682666000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 381655421500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    103877500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     18931500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    383464101025                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         3521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         2575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher        80587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         1457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         7534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         8591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       468717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      5164265                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         5281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5748381                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         3521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         2575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher        80587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         1457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         7534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         8591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       468717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      5164265                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         5281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5748381                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.474297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.475728                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.051212                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.487303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.235200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.323529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.195321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.056367                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.017373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.935619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.234993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.309249                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.844252                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.474297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.475728                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.051212                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.487303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.235200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.323529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.195321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.056367                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.017373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.935619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.234993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.309249                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.844252                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86502.606587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 86205.187755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 86238.818270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 87302.414085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 82419.864560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 98494.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 83809.892729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 88413.580247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 83834.704654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 78988.494211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 83704.673650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 88464.953271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79014.535920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86502.606587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 86205.187755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 86238.818270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 87302.414085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 82419.864560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 98494.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 83809.892729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 88413.580247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 83834.704654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 78988.494211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 83704.673650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 88464.953271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79014.535920                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3233897                       # number of writebacks
system.l2.writebacks::total                   3233897                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher          104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher          126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst          768                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          805                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2084                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher          104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher          126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst          768                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          805                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2084                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         1566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         1099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         4127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         1004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         8141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      4831785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         1002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4850999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         1566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         1099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         4127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         1004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         8141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      4831785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         1002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4850999                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          985                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          666                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         9427                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          683                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11761                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    120521385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     84273395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    314637603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     52064230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     74202001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     24336000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     68168500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     19054500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    601081001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 333337570502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     78244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     16791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 334790945117                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    120521385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     84273395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    314637603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     52064230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     74202001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     24336000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     68168500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     19054500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    601081001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 333337570502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     78244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     16791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 334790945117                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53228000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    539776500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    593635000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.444760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.426796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.051212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.459849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.133263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.323529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.101618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.056367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.017369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.935619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.189737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.309249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843890                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.444760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.426796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.051212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.459849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.133263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.323529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.101618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.056367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.017369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.935619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.189737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.309249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.843890                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76961.293103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76681.888080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76238.818270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77707.805970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73906.375498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 88494.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78085.337915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 78413.580247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73833.804324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 68988.494004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 78088.323353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 78464.953271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69014.845214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76961.293103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76681.888080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76238.818270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77707.805970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73906.375498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 88494.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78085.337915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 78413.580247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73833.804324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 68988.494004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 78088.323353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 78464.953271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69014.845214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 54038.578680                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 57258.565822                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   923.133236                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 50474.874585                       # average overall mshr uncacheable latency
system.l2.replacements                        4854954                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         3501                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53228000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    539776500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    593635000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226502.127660                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165474.095647                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 169561.553842                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          750                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          666                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6165                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          679                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         8260                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      3456398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3456398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3456398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3456398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       391662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           391662                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       391662                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       391662                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          211                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           211                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1997                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2284                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          439                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          406                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          361                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1211                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         2436                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          425                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          385                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3495                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.180213                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.955294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.020080                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.937662                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.346495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        23600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data    81.717452                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   121.800165                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          439                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          406                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          361                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1211                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      8716000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      8101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        98500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      7185500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     24101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.180213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.955294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.020080                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.937662                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.346495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19854.214123                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19954.433498                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19904.432133                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19902.146986                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          660                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          147                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                823                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data          138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data          138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data          132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              413                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          798                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.172932                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.945205                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.032895                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.942857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.334142                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        23600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   285.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data          138                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data          138                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          413                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2727500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      2752000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        97500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      2616000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8193000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.172932                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.945205                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.032895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.942857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.334142                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19764.492754                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19942.028986                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19837.772397                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       102622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104790                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data      3227602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3227933                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      8197000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     11881500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data 258298808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     10505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  258329391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3330224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3332723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.913978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.059897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.969185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.438662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 96435.294118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 92824.218750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80028.085247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 89025.423729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80029.353614                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data      3227602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3227933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      7347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     10601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data 226022787002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      9325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 226050060502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.913978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.059897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.969185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.438662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86435.294118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82824.218750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70028.084938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79025.423729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70029.353305                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         1851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher         1350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher        76460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         5762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         6913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       460574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             557697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         1670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         1225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         4127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         1678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         8143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         1241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    144459353                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    105601355                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    355907603                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     61984714                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    146048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    140633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    682666000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    103877500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1741177525                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         3521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher        80587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         1457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         7534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         8591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       468717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         5281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         578263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.474297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.475728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.051212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.487303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.235200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.195321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.017373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.234993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86502.606587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 86205.187755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 86238.818270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 87302.414085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82419.864560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 83809.892729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 83834.704654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 83704.673650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84662.915735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher          126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst          768                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          805                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          239                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2084                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         1566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         1099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         4127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         8141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    120521385                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     84273395                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    314637603                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     52064230                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     74202001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     68168500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    601081001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     78244500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1393192615                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.444760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.426796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.051212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.459849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.133263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.101618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.017369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.189737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76961.293103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 76681.888080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76238.818270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77707.805970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 73906.375498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 78085.337915                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73833.804324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 78088.323353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75381.052646                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          567                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       229858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            232811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1604183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1604584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     18889000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      9603000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 123356613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8426500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123393532000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1834041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1837395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.250991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.052898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.874671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.226950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99415.789474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83504.347826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76896.846245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 87776.041667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76900.637174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1604183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1604584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     16989000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      8453000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 107314783500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7466500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107347692000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.250991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.052898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.874671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.226950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 89415.789474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 73504.347826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 66896.846245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 77776.041667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66900.637174                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32766.439461                       # Cycle average of tags in use
system.l2.tags.total_refs                    12620881                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4856319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.598857                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     108.439553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       18.401394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       60.400774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    27.005025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        8.126342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       19.683476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    10.803876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       21.655604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       49.615025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    58.305379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       20.504422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       37.331585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher     6.787300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    13.024942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     3.203150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     9.671665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data    41.910221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   259.224989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 31967.287873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     8.022375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    17.034490                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.001779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.001279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.007911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.975564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.000520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999952                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.008575                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.991425                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94621767                       # Number of tag accesses
system.l2.tags.data_accesses                 94621767                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       100224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        70336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       264128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        55872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        15552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       521024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    309210176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        64128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          310439808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        64256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       521024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        705280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239950400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239950400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         1566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         1099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         4127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         8141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      4831409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         1002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4850622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3749225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3749225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       154543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       108456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       407279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        66120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        99081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        27139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        86153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        23981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       803407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    476794996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        98884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        21020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478691061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        99081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        86153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       803407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        98884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1087526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      369998011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            369998011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      369998011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       154543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       108456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       407279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        66120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        99081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        27139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        86153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        23981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       803407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    476794996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        98884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        21020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            848689071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3749225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      1566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      1099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      4127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      8141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4831403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001998568250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       224485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       224485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12963420                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3543583                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4850622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3749225                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4850622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3749225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            304097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            302719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            307874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            310313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            312823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            308941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            307633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            305057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            300865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           299620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           297924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           294308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           295267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           296816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           299856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            234744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            234632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            234697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234373                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  45960830669                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24253075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            136909861919                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9475.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28225.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       801                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4344457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3410481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4850622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3749225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4845996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 202951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 203775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 206233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 231928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 239705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 233462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 235678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 238136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       844887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    651.434732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   446.525374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.248876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       141505     16.75%     16.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        72495      8.58%     25.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55680      6.59%     31.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45877      5.43%     37.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42903      5.08%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38036      4.50%     46.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40006      4.74%     51.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42601      5.04%     56.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       365784     43.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       844887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       224485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.607243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.481491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         216286     96.35%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3631      1.62%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3611      1.61%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          384      0.17%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          266      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           55      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           55      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           29      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           58      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           21      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           15      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           10      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           33      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        224485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       224485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.465416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.036289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23        218320     97.25%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          4747      2.11%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           465      0.21%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47           172      0.08%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            67      0.03%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            47      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71            76      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            53      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            93      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            68      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103          227      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           40      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           27      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           21      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           22      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143           11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        224485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              310439360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239949568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               310439808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239950400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       370.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    370.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  648525126000                       # Total gap between requests
system.mem_ctrls.avgGap                      75411.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       100224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        70336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       264128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        64256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        17600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        55872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        15488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       521024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    309209792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        64128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        13632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239949568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 154543.108259151224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 108456.498069480964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 407279.315316422144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 66119.976075115788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 99081.277581218281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 27138.796150234091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 86153.341960561316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 23882.140612206000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 803407.052578384522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 476794404.133197963238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 98883.904518307492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 21020.231199999496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 369996727.970950782299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         1566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         1099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         4127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         1004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         8141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      4831409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3749225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     53867891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     37649665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    140747517                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     23552863                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     32106682                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data     12984500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     31497937                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      9085750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    265620240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data 136258447195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     36272929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      8028750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15905621832466                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     34398.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     34258.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     34104.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     35153.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     31978.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     47216.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     36080.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     37389.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32627.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28202.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     36200.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     37693.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4242375.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3006696840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1598093475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17062550820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9771177060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51193980240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     169629514230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     106185036480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       358447049145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.717125                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 271829016973                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21655660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 355040253027                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3025817760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1608252690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17570847420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9799709580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51193980240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     176235132510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100625035200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       360058775400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.202370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 257366729258                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21655660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 369502526992                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 650106687500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4564                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4563                       # Transaction distribution
system.iobus.trans_dist::WriteReq              523588                       # Transaction distribution
system.iobus.trans_dist::WriteResp             523588                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7258                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          617                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        15360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23521                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1056303                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        29032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         8640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        39068                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 33028564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7432510                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               224000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           517454000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            15260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          2689759937                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14098500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6232584667500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 815676                       # Simulator instruction rate (inst/s)
host_mem_usage                                 799820                       # Number of bytes of host memory used
host_op_rate                                   815676                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12015.89                       # Real time elapsed on the host
host_tick_rate                              276360962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9801064569                       # Number of instructions simulated
sim_ops                                    9801064569                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.320722                       # Number of seconds simulated
sim_ticks                                3320721752000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued       457196                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit         2047                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified       465421                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage         5667                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                 1490      0.89%      0.89% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 3694      2.20%      3.09% # number of callpals executed
system.cpu0.kern.callpal::tbi                      17      0.01%      3.10% # number of callpals executed
system.cpu0.kern.callpal::swpipl                85342     50.92%     54.02% # number of callpals executed
system.cpu0.kern.callpal::rdps                   7301      4.36%     58.38% # number of callpals executed
system.cpu0.kern.callpal::rti                    9956      5.94%     64.32% # number of callpals executed
system.cpu0.kern.callpal::callsys                2645      1.58%     65.89% # number of callpals executed
system.cpu0.kern.callpal::imb                      17      0.01%     65.90% # number of callpals executed
system.cpu0.kern.callpal::rdunique              57146     34.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                167608                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    341761                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     366                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   29803     29.64%     29.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3401      3.38%     33.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1838      1.83%     34.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  65491     65.14%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              100533                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    29803     46.07%     46.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3401      5.26%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1838      2.84%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   29643     45.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                64685                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3296095675000     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1927765000      0.06%     99.32% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1943102000      0.06%     99.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            20754788500      0.63%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3320721330500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.452627                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.643421                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               9536                      
system.cpu0.kern.mode_good::user                 9537                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            13648                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               9537                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.698710                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.822644                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      920597004500     23.19%     23.19% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        3049796757500     76.81%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    3694                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       281190                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          535                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       285611                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            3                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage          237                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                 1295      1.17%      1.17% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2383      2.15%      3.33% # number of callpals executed
system.cpu1.kern.callpal::tbi                      18      0.02%      3.34% # number of callpals executed
system.cpu1.kern.callpal::swpipl                69983     63.28%     66.62% # number of callpals executed
system.cpu1.kern.callpal::rdps                   7268      6.57%     73.20% # number of callpals executed
system.cpu1.kern.callpal::rti                    8866      8.02%     81.21% # number of callpals executed
system.cpu1.kern.callpal::callsys                 634      0.57%     81.79% # number of callpals executed
system.cpu1.kern.callpal::imb                      18      0.02%     81.80% # number of callpals executed
system.cpu1.kern.callpal::rdunique              20124     18.20%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                110589                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    247875                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     195                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   25779     30.65%     30.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3401      4.04%     34.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1955      2.32%     37.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  52972     62.98%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               84107                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    25779     45.34%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3401      5.98%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1955      3.44%     54.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   25722     45.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                56857                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3304233780500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1999489500      0.06%     99.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             2106135000      0.06%     99.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            13031221500      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3321370626500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.485577                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.676008                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               8648                      
system.cpu1.kern.mode_good::user                 8595                      
system.cpu1.kern.mode_good::idle                   53                      
system.cpu1.kern.mode_switch::kernel            10904                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               8595                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                345                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.793103                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.153623                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.871598                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       49805050500      1.25%      1.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        3192662676500     80.45%     81.70% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        726191891000     18.30%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2383                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       269597                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit          504                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       273623                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage          393                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                 1457      1.26%      1.26% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 2359      2.04%      3.30% # number of callpals executed
system.cpu2.kern.callpal::tbi                      17      0.01%      3.32% # number of callpals executed
system.cpu2.kern.callpal::swpipl                75570     65.38%     68.70% # number of callpals executed
system.cpu2.kern.callpal::rdps                   7296      6.31%     75.01% # number of callpals executed
system.cpu2.kern.callpal::rti                    8973      7.76%     82.77% # number of callpals executed
system.cpu2.kern.callpal::callsys                 690      0.60%     83.37% # number of callpals executed
system.cpu2.kern.callpal::imb                      17      0.01%     83.38% # number of callpals executed
system.cpu2.kern.callpal::rdunique              19205     16.62%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                115584                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    248822                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     276                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   27833     31.02%     31.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3401      3.79%     34.80% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2638      2.94%     37.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  55868     62.26%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               89740                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    27833     44.61%     44.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3401      5.45%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2638      4.23%     54.29% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   28522     45.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                62394                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3303214429000     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1987781000      0.06%     99.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             2195675000      0.07%     99.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13163766000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3320561651000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.510525                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.695275                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               8648                      
system.cpu2.kern.mode_good::user                 8647                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            11333                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               8647                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.763081                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.865616                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      172013728500      5.21%      5.21% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3132517027500     94.79%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    2359                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued       462848                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit         1816                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified       470627                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            1                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage         4917                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                 2692      1.54%      1.54% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 3512      2.01%      3.54% # number of callpals executed
system.cpu3.kern.callpal::tbi                      18      0.01%      3.55% # number of callpals executed
system.cpu3.kern.callpal::swpipl                96146     54.92%     58.48% # number of callpals executed
system.cpu3.kern.callpal::rdps                   7708      4.40%     62.88% # number of callpals executed
system.cpu3.kern.callpal::rti                   11883      6.79%     69.67% # number of callpals executed
system.cpu3.kern.callpal::callsys                2782      1.59%     71.26% # number of callpals executed
system.cpu3.kern.callpal::imb                      18      0.01%     71.27% # number of callpals executed
system.cpu3.kern.callpal::rdunique              50297     28.73%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                175056                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    327328                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     149                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   38239     33.88%     33.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3401      3.01%     36.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2711      2.40%     39.29% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  68526     60.71%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              112877                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    38239     45.66%     45.66% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3401      4.06%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2711      3.24%     52.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   39404     47.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                83755                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3299282024000     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1955251500      0.06%     99.40% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1870424500      0.06%     99.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            18181163000      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3321288863000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.575023                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.742002                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              11661                      
system.cpu3.kern.mode_good::user                11661                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            15395                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              11661                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.757454                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.861990                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      787608690500     19.88%     19.88% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        3173789679500     80.12%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    3512                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2774811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5440526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                149227388                       # Number of branches fetched
system.switch_cpus0.committedInsts         2385397750                       # Number of instructions committed
system.switch_cpus0.committedOps           2385397750                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       558353594                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           566032862                       # DTB hits
system.switch_cpus0.dtb.data_misses            148845                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       415640093                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           419140321                       # DTB read hits
system.switch_cpus0.dtb.read_misses            127731                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      142713501                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          146892541                       # DTB write hits
system.switch_cpus0.dtb.write_misses            21114                       # DTB write misses
system.switch_cpus0.idle_fraction            0.064256                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     2367267439                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         2367247366                       # ITB hits
system.switch_cpus0.itb.fetch_misses            20073                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.935744                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6641443765                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      6214689721.229257                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    139091525                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        838109                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               838109                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       259918                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       261362                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2014032                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      426754043.770744                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   2252421630                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          2252421630                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   3385413428                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1962453750                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          419383833                       # Number of load instructions
system.switch_cpus0.num_mem_refs            566315295                       # number of memory refs
system.switch_cpus0.num_store_insts         146931462                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    124508948      5.22%      5.22% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1690793094     70.88%     76.10% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          735308      0.03%     76.13% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     76.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         530574      0.02%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          63456      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          20402      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     76.15% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       419639197     17.59%     93.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      146832690      6.16%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead       112561      0.00%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       111116      0.00%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       2199249      0.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2385546595                       # Class of executed instruction
system.switch_cpus1.Branches                184705272                       # Number of branches fetched
system.switch_cpus1.committedInsts         2354785846                       # Number of instructions committed
system.switch_cpus1.committedOps           2354785846                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       722588776                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           729582880                       # DTB hits
system.switch_cpus1.dtb.data_misses            110838                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       518819454                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           521314368                       # DTB read hits
system.switch_cpus1.dtb.read_misses             90981                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      203769322                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          208268512                       # DTB write hits
system.switch_cpus1.dtb.write_misses            19857                       # DTB write misses
system.switch_cpus1.idle_fraction            0.023424                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     2339798478                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         2339777288                       # ITB hits
system.switch_cpus1.itb.fetch_misses            21190                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.976576                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6642741749                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      6487139674.420164                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    170498094                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses        997964                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts               997964                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       152336                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       152509                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            2005444                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      155602074.579836                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   2167612391                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          2167612391                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   3194775054                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1782839535                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          521465946                       # Number of load instructions
system.switch_cpus1.num_mem_refs            729768017                       # number of memory refs
system.switch_cpus1.num_store_insts         208302071                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    174751033      7.42%      7.42% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1446275946     61.42%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1255853      0.05%     68.89% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     68.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         839836      0.04%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          44407      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          13134      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     68.93% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       521663199     22.15%     91.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      208256895      8.84%     99.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        50380      0.00%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        50207      0.00%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1695794      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        2354896684                       # Class of executed instruction
system.switch_cpus2.Branches                178704926                       # Number of branches fetched
system.switch_cpus2.committedInsts         2306796275                       # Number of instructions committed
system.switch_cpus2.committedOps           2306796275                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       713200233                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits           720485004                       # DTB hits
system.switch_cpus2.dtb.data_misses            107073                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       512554602                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           515154950                       # DTB read hits
system.switch_cpus2.dtb.read_misses             88111                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      200645631                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          205330054                       # DTB write hits
system.switch_cpus2.dtb.write_misses            18962                       # DTB write misses
system.switch_cpus2.idle_fraction            0.041518                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2291148554                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2291127586                       # ITB hits
system.switch_cpus2.itb.fetch_misses            20968                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.958482                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6641121986                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      6365393977.874660                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    165162552                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        902746                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               902746                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       111128                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       111282                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1942143                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      275728008.125341                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   2123856661                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          2123856661                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   3126646749                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1747769746                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          515301673                       # Number of load instructions
system.switch_cpus2.num_mem_refs            720664420                       # number of memory refs
system.switch_cpus2.num_store_insts         205362747                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    171119521      7.42%      7.42% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1411137437     61.17%     68.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1204207      0.05%     68.64% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     68.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         786402      0.03%     68.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     68.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          32042      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           9614      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     68.68% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       515528641     22.35%     91.02% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      205331776      8.90%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        37421      0.00%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        37267      0.00%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1679020      0.07%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2306903348                       # Class of executed instruction
system.switch_cpus3.Branches                158122227                       # Number of branches fetched
system.switch_cpus3.committedInsts         2450259399                       # Number of instructions committed
system.switch_cpus3.committedOps           2450259399                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       619400408                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           629879117                       # DTB hits
system.switch_cpus3.dtb.data_misses            125158                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       458133765                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           462010805                       # DTB read hits
system.switch_cpus3.dtb.read_misses            101690                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      161266643                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          167868312                       # DTB write hits
system.switch_cpus3.dtb.write_misses            23468                       # DTB write misses
system.switch_cpus3.idle_fraction            0.022734                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     2426963368                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         2426941102                       # ITB hits
system.switch_cpus3.itb.fetch_misses            22266                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.977266                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6642577726                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      6491565026.537479                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    147986113                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses        900484                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts               900484                       # number of float instructions
system.switch_cpus3.num_fp_register_reads       234574                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       235836                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            2096301                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      151012699.462521                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   2304637969                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          2304637969                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   3442893291                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1984694664                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          462214416                       # Number of load instructions
system.switch_cpus3.num_mem_refs            630124272                       # number of memory refs
system.switch_cpus3.num_store_insts         167909856                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass    137158766      5.60%      5.60% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1679012271     68.52%     74.12% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          913538      0.04%     74.16% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     74.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         624182      0.03%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          57717      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          18349      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     74.18% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       462547503     18.88%     93.06% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      167821073      6.85%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead       100749      0.00%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite        99487      0.00%     99.92% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       2030922      0.08%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        2450384557                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      7122812                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         6451                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34899363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        26947                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74912060                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          33398                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  50                       # Transaction distribution
system.membus.trans_dist::ReadResp            1463832                       # Transaction distribution
system.membus.trans_dist::WriteReq              27491                       # Transaction distribution
system.membus.trans_dist::WriteResp             27491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1818310                       # Transaction distribution
system.membus.trans_dist::CleanEvict           850360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            59886                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          37995                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1210194                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1209967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1463781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        55083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8114274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8169357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8169357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       219846                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    287491712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    287711558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               287711558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            96932                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2799397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2799397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2799397                       # Request fanout histogram
system.membus.reqLayer0.occupancy            59932000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12671541658                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        14247375938                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2491                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1246                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 113761049.357945                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 280059702.688190                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1246    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974538000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1246                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3830096212500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 141746267500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         1643                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          822                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 880242279.197080                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 274111764.699985                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          822    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974620500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          822                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3248290307500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 723559153500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735206500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2081                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1041                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 827977934.678194                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 317973778.156077                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1041    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       393500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973854500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1041                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3110074664000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 861925030000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584973500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1729                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          866                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 837699939.953811                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 320612265.864914                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          866    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       940000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974584000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          866                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3246639814000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 725448148000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3972314724500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2487177011                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2511286515                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2487177011                       # number of overall hits
system.cpu2.icache.overall_hits::total     2511286515                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1577267                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1972130                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1577267                       # number of overall misses
system.cpu2.icache.overall_misses::total      1972130                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  22563856500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  22563856500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  22563856500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  22563856500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2488754278                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2513258645                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2488754278                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2513258645                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000634                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000785                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000634                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000785                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14305.667018                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11441.363652                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14305.667018                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11441.363652                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           186066                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      2234075                       # number of writebacks
system.cpu2.icache.writebacks::total          2234075                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         2012                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2012                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         2012                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2012                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1575255                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1575255                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       264630                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1575255                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1839885                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  20973263500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  20973263500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   3871089931                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  20973263500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  24844353431                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000633                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000627                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000633                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000732                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13314.202145                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13314.202145                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14628.310966                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13314.202145                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13503.209946                       # average overall mshr miss latency
system.cpu2.icache.replacements               2234075                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2487177011                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2511286515                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1577267                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1972130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  22563856500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  22563856500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2488754278                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2513258645                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000634                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14305.667018                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11441.363652                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         2012                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2012                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1575255                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1575255                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  20973263500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  20973263500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000633                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000627                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13314.202145                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13314.202145                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       264630                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       264630                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   3871089931                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   3871089931                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14628.310966                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 14628.310966                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          500.637617                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2510269904                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2234236                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1123.547335                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   174.554830                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    38.664750                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   287.418037                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.340927                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.075517                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.561363                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.977808                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           28                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.054688                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       5028752038                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      5028752038                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    770247867                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       777529278                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    770247867                       # number of overall hits
system.cpu2.dcache.overall_hits::total      777529278                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     13893977                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      14184743                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     13893977                       # number of overall misses
system.cpu2.dcache.overall_misses::total     14184743                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 545710390500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 545710390500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 545710390500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 545710390500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    784141844                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    791714021                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    784141844                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    791714021                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017719                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017916                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017719                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017916                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 39276.759311                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38471.644534                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 39276.759311                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38471.644534                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     11626870                       # number of writebacks
system.cpu2.dcache.writebacks::total         11626870                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     13893977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     13893977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     13893977                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     13893977                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        16086                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        16086                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 531816413500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 531816413500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 531816413500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 531816413500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580583500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580583500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017719                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017549                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017719                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017549                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 38276.759311                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38276.759311                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 38276.759311                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38276.759311                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 36092.471715                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 36092.471715                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              13968787                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    527471916                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      531958421                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8084619                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8237454                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 228860464000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 228860464000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    535556535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    540195875                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015096                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015249                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 28308.132269                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27782.912536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8084619                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8084619                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 220775845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 220775845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580583500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580583500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015096                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014966                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 27308.132269                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27308.132269                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177983.905579                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177983.905579                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    242775951                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     245570857                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      5809358                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5947289                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 316849926500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 316849926500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    248585309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    251518146                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023370                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023646                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 54541.298109                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53276.362810                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      5809358                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      5809358                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        12824                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        12824                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 311040568500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 311040568500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.023370                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023097                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 53541.298109                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 53541.298109                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       289255                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       340575                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        29357                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        44780                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    388713000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    388713000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       318612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       385355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.092140                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.116205                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 13240.896549                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8680.504690                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        29357                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        29357                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    359356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    359356000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.092140                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.076182                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 12240.896549                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12240.896549                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       306622                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       349995                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        11658                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        33843                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     73128000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     73128000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       318280                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       383838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.036628                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.088170                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6272.774061                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2160.801347                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        11658                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        11658                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     61492000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     61492000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.036628                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.030372                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5274.661177                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5274.661177                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       213000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       213000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          909.242064                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          791992227                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14145003                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            55.990955                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   261.640128                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   647.601936                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.255508                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.632424                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.887932                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          582                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          576                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.568359                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1599112013                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1599112013                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3972314724500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2450729483                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2465001215                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2450729483                       # number of overall hits
system.cpu3.icache.overall_hits::total     2465001215                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst      1284191                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1623186                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst      1284191                       # number of overall misses
system.cpu3.icache.overall_misses::total      1623186                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  18273047000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  18273047000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  18273047000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  18273047000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2452013674                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2466624401                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2452013674                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2466624401                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000524                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000658                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000524                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000658                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14229.228362                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 11257.518855                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14229.228362                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 11257.518855                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           212938                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1927539                       # number of writebacks
system.cpu3.icache.writebacks::total          1927539                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3068                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3068                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3068                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3068                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst      1281123                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1281123                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       307938                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst      1281123                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1589061                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  16972074500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  16972074500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   4397098130                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  16972074500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  21369172630                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000522                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000519                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000522                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000644                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13247.810320                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13247.810320                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14279.167008                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13247.810320                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13447.672953                       # average overall mshr miss latency
system.cpu3.icache.replacements               1927539                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2450729483                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2465001215                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst      1284191                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1623186                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  18273047000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  18273047000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2452013674                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2466624401                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000524                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000658                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14229.228362                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 11257.518855                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3068                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3068                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst      1281123                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1281123                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  16972074500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  16972074500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000522                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000519                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13247.810320                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13247.810320                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       307938                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       307938                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   4397098130                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   4397098130                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14279.167008                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 14279.167008                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.935292                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2452606846                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1927544                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1272.399928                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   181.656930                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    38.359435                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   287.918926                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.354799                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.074921                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.562342                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992061                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           33                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.064453                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       4935176858                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      4935176858                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    622592524                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       627224709                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    622592524                       # number of overall hits
system.cpu3.dcache.overall_hits::total      627224709                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      7523134                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7725146                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      7523134                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7725146                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 153835028000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 153835028000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 153835028000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 153835028000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    630115658                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    634949855                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    630115658                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    634949855                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011939                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012167                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011939                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012167                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 20448.263716                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19913.543123                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 20448.263716                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19913.543123                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6718655                       # number of writebacks
system.cpu3.dcache.writebacks::total          6718655                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      7523134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7523134                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      7523134                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7523134                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         8232                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         8232                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 146311894000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 146311894000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 146311894000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 146311894000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.011939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011848                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.011939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011848                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 19448.263716                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19448.263716                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 19448.263716                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19448.263716                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data    82.665209                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total    82.665209                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               7559503                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    457036534                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      459827610                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      5193585                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5303197                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  98825912500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  98825912500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    462230119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    465130807                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.011236                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011402                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 19028.457703                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 18635.157717                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      5193585                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5193585                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  93632327500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  93632327500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.011236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 18028.457703                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18028.457703                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    165555990                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     167397099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2329549                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2421949                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  55009115500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  55009115500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    167885539                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    169819048                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.013876                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.014262                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23613.633154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 22712.747254                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2329549                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2329549                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         8228                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         8228                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  52679566500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52679566500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.013876                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013718                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 22613.633154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22613.633154                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       194431                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       250188                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        27225                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        41106                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    394651500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    394651500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       221656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       291294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.122825                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141115                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 14495.922865                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9600.824697                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        27225                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        27225                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    367426500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    367426500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.122825                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.093462                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 13495.922865                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13495.922865                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       208193                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       256699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        12745                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        31007                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     80452500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     80452500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       220938                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       287706                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.057686                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.107773                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6312.475481                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2594.656045                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        12745                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        12745                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     67725500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     67725500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.057686                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044299                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5313.887799                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5313.887799                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       159000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       159000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          996.822287                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          635473032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7689937                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            82.636962                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   362.045962                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   634.776325                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.353561                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.619899                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973459                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          654                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1278748618                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1278748618                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3972314724500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2385984967                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2458028114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2385984967                       # number of overall hits
system.cpu0.icache.overall_hits::total     2458028114                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      1301554                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1802989                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      1301554                       # number of overall misses
system.cpu0.icache.overall_misses::total      1802989                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  18549003500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18549003500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  18549003500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18549003500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2387286521                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2459831103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2387286521                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2459831103                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000733                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000733                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14251.428293                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10287.918285                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14251.428293                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10287.918285                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           204648                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      2098699                       # number of writebacks
system.cpu0.icache.writebacks::total          2098699                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3407                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3407                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3407                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3407                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      1298147                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1298147                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       299664                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      1298147                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1597811                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  17229474500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  17229474500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   4382669058                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  17229474500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  21612143558                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000544                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000528                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000544                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000650                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13272.360141                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13272.360141                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14625.277170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13272.360141                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13526.095113                       # average overall mshr miss latency
system.cpu0.icache.replacements               2098699                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2385984967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2458028114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      1301554                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1802989                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  18549003500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18549003500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2387286521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2459831103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000733                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14251.428293                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10287.918285                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3407                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3407                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      1298147                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1298147                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  17229474500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  17229474500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000544                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000528                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13272.360141                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13272.360141                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       299664                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       299664                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   4382669058                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   4382669058                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14625.277170                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 14625.277170                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.808514                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2459965082                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2098734                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1172.118564                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   185.492262                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    44.265898                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   282.050354                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.362290                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.086457                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.550880                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           73                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.142578                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4921761452                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4921761452                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    559618969                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       574344616                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    559618969                       # number of overall hits
system.cpu0.dcache.overall_hits::total      574344616                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      6688575                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9271917                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6688575                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9271917                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 143470135500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 143470135500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 143470135500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 143470135500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    566307544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    583616533                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    566307544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    583616533                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.011811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015887                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.011811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015887                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 21450.030163                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15473.621636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 21450.030163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15473.621636                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7148887                       # number of writebacks
system.cpu0.dcache.writebacks::total          7148887                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      6688575                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6688575                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      6688575                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6688575                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7787                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7787                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 136781560500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 136781560500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 136781560500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 136781560500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     68403000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     68403000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011811                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011461                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011811                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011461                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 20450.030163                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20450.030163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 20450.030163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20450.030163                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  8784.255811                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  8784.255811                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               9149067                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    414739922                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      424510074                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4675298                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6970203                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  92675145500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  92675145500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    419415220                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    431480277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.011147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016154                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 19822.296996                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13295.903362                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      4675298                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      4675298                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  87999847500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  87999847500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     68403000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     68403000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.011147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010835                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 18822.296996                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18822.296996                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240010.526316                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240010.526316                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    144879047                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     149834542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2013277                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2301714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  50794990000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  50794990000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    146892324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    152136256                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.013706                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015129                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 25230.005608                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22068.332556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2013277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2013277                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         7502                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         7502                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  48781713000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48781713000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.013706                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013233                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 24230.005608                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24230.005608                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       196228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       402658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        26491                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        38996                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    395448000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    395448000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       222719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       441654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.118944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 14927.635801                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10140.732383                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        26491                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        26491                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    368957000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    368957000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.118944                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059981                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 13927.635801                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13927.635801                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       208260                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       415991                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        13624                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        24615                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     86764000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     86764000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       221884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       440606                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.061401                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055866                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6368.467410                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3524.842576                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        13624                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        13624                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     73150000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     73150000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.061401                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.030921                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5369.201409                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5369.201409                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        75000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        75000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1003.344567                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          584178373                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9254588                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            63.123110                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   366.288628                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   637.055939                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.357704                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.622125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979829                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1178253189                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1178253189                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3972314724500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2355684795                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2360700080                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2355684795                       # number of overall hits
system.cpu1.icache.overall_hits::total     2360700080                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst      1169186                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1206917                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst      1169186                       # number of overall misses
system.cpu1.icache.overall_misses::total      1206917                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  16635267000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  16635267000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  16635267000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  16635267000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2356853981                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2361906997                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2356853981                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2361906997                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000496                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000511                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000496                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000511                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14228.075772                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13783.273415                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14228.075772                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13783.273415                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           129218                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1400391                       # number of writebacks
system.cpu1.icache.writebacks::total          1400391                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1828                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1828                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1828                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1828                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst      1167358                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1167358                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       195839                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst      1167358                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1363197                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst  15455005000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  15455005000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   2851241193                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst  15455005000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18306246193                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000494                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000577                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13239.301911                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13239.301911                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14559.108211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13239.301911                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13428.907335                       # average overall mshr miss latency
system.cpu1.icache.replacements               1400391                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2355684795                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2360700080                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst      1169186                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1206917                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  16635267000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  16635267000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2356853981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2361906997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000496                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000511                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14228.075772                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13783.273415                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1828                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1828                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst      1167358                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1167358                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst  15455005000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  15455005000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000494                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13239.301911                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13239.301911                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       195839                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       195839                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   2851241193                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   2851241193                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14559.108211                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 14559.108211                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.352785                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2358878282                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1400416                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1684.412547                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   181.078704                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    38.488525                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   287.785555                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.353669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.075173                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.562081                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990923                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4725214922                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4725214922                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    721164106                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       722810332                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    721164106                       # number of overall hits
system.cpu1.dcache.overall_hits::total      722810332                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8887265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8921985                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8887265                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8921985                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 150876638000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 150876638000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 150876638000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 150876638000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    730051371                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    731732317                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    730051371                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    731732317                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.012173                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.012173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012193                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 16976.723210                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16910.658110                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 16976.723210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16910.658110                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8221996                       # number of writebacks
system.cpu1.dcache.writebacks::total          8221996                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8887265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8887265                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8887265                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8887265                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         7229                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         7229                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 141989373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 141989373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 141989373000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 141989373000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.012173                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012146                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.012173                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012146                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 15976.723210                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15976.723210                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 15976.723210                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15976.723210                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8812686                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    515322720                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      516376120                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6320947                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6343711                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  99262800000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99262800000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    521643667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    522719831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012136                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15703.786157                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15647.434128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6320947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6320947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  92941853000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  92941853000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012092                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14703.786157                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14703.786157                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    205841386                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     206434212                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2566318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2578274                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  51613838000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  51613838000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    208407704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    209012486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012314                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 20112.019633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20018.755958                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2566318                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2566318                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         7229                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7229                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  49047520000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  49047520000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012314                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 19112.019633                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19112.019633                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       117760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       129604                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        16833                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        17807                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    222402500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    222402500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       134593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       147411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.125066                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.120798                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13212.291333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12489.610827                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        16833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16833                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    205569500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    205569500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.125066                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.114191                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12212.291333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12212.291333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       123298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       134566                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        10955                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        12425                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     71675500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     71675500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       134253                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       146991                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.081600                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.084529                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6542.720219                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5768.651911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        10955                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10955                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     60739500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     60739500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.081600                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.074528                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5544.454587                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5544.454587                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       168000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       168000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6232584667500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          970.489808                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          731955795                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8898255                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.258352                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   330.257387                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   640.232421                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.322517                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.625227                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947744                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1006                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          526                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1472952699                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1472952699                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 50                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          28298725                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             27491                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            27491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     30484800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5790327                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3619193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          166959                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         47339                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         214298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           68                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           68                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9195212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9195212                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5790327                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22508347                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4744902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     19938589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4033071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     26458290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3871380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     26066355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      4721628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22384996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             112219211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    202449152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    792559726                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    172077696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1084805832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    165178880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1067612208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    201456128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    895922912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4582062534                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3146696                       # Total snoops (count)
system.tol2bus.snoopTraffic                 139378496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40426305                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.208782                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.629238                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35582143     88.02%     88.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2310653      5.72%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1475952      3.65%     97.38% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1052852      2.60%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4354      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    347      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40426305                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72195000819                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13089649161                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1936449951                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11269733097                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        2361869872                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10035433483                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2373662550                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       13300871123                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        2017309918                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       287509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       187471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       179951                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       297762                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst      1277186                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      5773351                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst      1146802                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8248739                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      1100178                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8122270                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst      1259975                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      6579043                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34460237                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       287509                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       187471                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       179951                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       297762                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst      1277186                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      5773351                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst      1146802                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8248739                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      1100178                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8122270                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst      1259975                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      6579043                       # number of overall hits
system.l2.overall_hits::total                34460237                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         7728                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         4291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         4084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher         7529                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         9211                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       814913                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         5793                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       504835                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         6247                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       491279                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         8610                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data       809718                       # number of demand (read+write) misses
system.l2.demand_misses::total                2674238                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         7728                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         4291                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         4084                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher         7529                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         9211                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       814913                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         5793                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       504835                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         6247                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       491279                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         8610                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data       809718                       # number of overall misses
system.l2.overall_misses::total               2674238                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    684838856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    378482828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    352015476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    660631369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    778310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  65579479500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    479899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  40780069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    523530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  39676906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    723253500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  64912389500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     215529807029                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    684838856                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    378482828                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    352015476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    660631369                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    778310500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  65579479500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    479899000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  40780069500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    523530500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  39676906500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    723253500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  64912389500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    215529807029                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       295237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       191762                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       184035                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       305291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst      1286397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      6588264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst      1152595                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8753574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      1106425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      8613549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst      1268585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      7388761                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37134475                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       295237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       191762                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       184035                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       305291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst      1286397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      6588264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst      1152595                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8753574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      1106425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      8613549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst      1268585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      7388761                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37134475                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.026176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.022377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.022191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.024662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.007160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.123692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.005026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.057672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.005646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.057036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.006787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.109588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072015                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.026176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.022377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.022191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.024662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.007160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.123692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.005026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.057672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.005646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.057036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.006787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.109588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072015                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 88617.864389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 88203.875087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 86193.799216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 87744.902245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 84497.937249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 80474.209517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 82841.187640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 80779.006012                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 83805.106451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 80762.472037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84001.567944                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 80166.662344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80594.848712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 88617.864389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 88203.875087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 86193.799216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 87744.902245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 84497.937249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 80474.209517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 82841.187640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 80779.006012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 83805.106451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 80762.472037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84001.567944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 80166.662344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80594.848712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1818310                       # number of writebacks
system.l2.writebacks::total                   1818310                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 384                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                384                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         7701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         4269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         4056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher         7483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         9174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       814898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         5723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       504816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         6200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       491253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         8578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data       809703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2673854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         7701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         4269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         4056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher         7483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         9174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       814898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         5723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       504816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         6200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       491253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         8578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data       809703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2673854                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         6794                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         6553                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         6654                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         7540                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        27541                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    605985368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    334464346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    309255984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    582437886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    683849000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  57429512500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    417935500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  35730477001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    458563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  34762407000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst    635283000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  56814273000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 188764444085                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    605985368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    334464346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    309255984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    582437886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    683849000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  57429512500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    417935500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  35730477001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    458563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  34762407000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst    635283000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  56814273000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 188764444085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     11608000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     11608000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.026084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.022262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.022039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.024511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.007132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.123689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.004965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.057670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.005604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.057033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.006762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.109586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072005                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.026084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.022262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.022039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.024511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.007132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.123689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.004965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.057670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.005604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.057033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.006762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.109586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072005                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78689.179068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78347.234950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76246.544379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77834.810370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74542.075431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70474.479628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 73027.345798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 70779.208664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73961.854839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 70762.737327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 74059.570996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 70166.805607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70596.391607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78689.179068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78347.234950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76246.544379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77834.810370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74542.075431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70474.479628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 73027.345798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 70779.208664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73961.854839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 70762.737327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 74059.570996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 70166.805607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70596.391607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  1708.566382                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total   421.480701                       # average overall mshr uncacheable latency
system.l2.replacements                        2690512                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     11608000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     11608000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       232160                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       232160                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         6744                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         6553                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6654                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         7540                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        27491                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     28666490                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28666490                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28666490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28666490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2456695                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2456695                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2456695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2456695                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1741                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1741                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        19515                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data        23408                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data        36562                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data        27694                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               107179                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          928                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1047                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       117000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       231000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       235000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       730500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        19585                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data        23419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data        37490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data        27732                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           108226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.003574                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.000470                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.024753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.001370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009674                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  2107.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 10636.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data   248.922414                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  6184.210526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   697.707736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          928                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1047                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      1333500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       214500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data     18557500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       754500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20860000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.003574                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000470                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.024753                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19997.306034                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19855.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19923.591213                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         2095                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         2325                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data         2429                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data         2495                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               9344                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        58000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       117000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         2101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         2328                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         2435                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data         2503                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9367                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.002856                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.001289                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.002464                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.003196                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.002455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  9666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  9833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data  3687.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5086.956522                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       117000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       157000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       450500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002856                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001289                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.002464                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.003196                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.002455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19586.956522                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      1606882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      2251400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      2171515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      1905836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7935633                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       355338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       257231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       243140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       354364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1210073                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  28511201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  20752997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  19612519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  28455906000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   97332624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      1962220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      2508631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      2414655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      2260200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9145706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.181090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.102538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.100693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.156784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.132311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80236.849141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80678.446610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80663.481945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 80301.345509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80435.332414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       355338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       257231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       243140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       354364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1210073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  24957821500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  18180687001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  17181119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  24912266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  85231893501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.181090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.102538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.100693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.156784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.132311                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70236.849141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70678.444670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70663.481945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 70301.345509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70435.332001                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       287509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       187471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       179951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       297762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst      1277186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst      1146802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      1100178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst      1259975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5736834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         7728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         4291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         4084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher         7529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         9211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         5793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         6247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         8610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            53493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    684838856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    378482828                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    352015476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    660631369                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    778310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    479899000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    523530500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    723253500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4580962029                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       295237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       191762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       184035                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       305291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst      1286397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst      1152595                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      1106425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst      1268585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5790327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.026176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.022377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.022191                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.024662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.007160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.005026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.005646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.006787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 88617.864389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 88203.875087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 86193.799216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 87744.902245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 84497.937249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 82841.187640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 83805.106451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84001.567944                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85636.663283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           309                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         7701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         4269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         4056                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher         7483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         9174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         5723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         6200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         8578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    605985368                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    334464346                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    309255984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    582437886                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    683849000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    417935500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    458563500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst    635283000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4027774584                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.026084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.022262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.022039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.024511                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.007132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.004965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.005604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.006762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78689.179068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78347.234950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 76246.544379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77834.810370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 74542.075431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 73027.345798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73961.854839                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 74059.570996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75732.825361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      4166469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      5997339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      5950755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      4673207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20787770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       459575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       247604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       248139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       455354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1410672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  37068278000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  20027072000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  20064387500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  36456483500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 113616221000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      4626044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6244943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6198894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      5128561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22198442                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.099345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.039649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.040030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.088788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 80657.733776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 80883.475227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80859.467879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 80061.849682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80540.494885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           75                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       459560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       247585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       248113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       455339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1410597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  32471691000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  17549790000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  17581288000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  31902007000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99504776000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.099342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.039646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.040025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.088785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 70658.218731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 70883.898459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70860.003305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70062.100984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70540.895805                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    61082317                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2690512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.702860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     453.957801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.639610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   134.353486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.589675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.164390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    89.411783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.077679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   111.844777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   163.021365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   445.124675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7981.962650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   122.239841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  6615.795572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   268.602519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  7293.903947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   338.315325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  8719.994904                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.004100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.003413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.004975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.013584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.243590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.003730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.201898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.008197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.222592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.010325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.266113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.013245                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.986755                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 564843528                       # Number of tag accesses
system.l2.tags.data_accesses                564843528                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       492864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       273216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       259584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       478912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       587136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     52152704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       366272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     32308032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       396800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     31440192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst       548992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     51815168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          171119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       587136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       366272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       396800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst       548992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1899200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    116371840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116371840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         7701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         4269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         4056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher         7483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         9174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       814886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         5723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       504813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         6200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       491253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         8578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data       809612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2673748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1818310                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1818310                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher       148421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        82276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        78171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher       144219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       176810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     15705232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       110299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      9729220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       119492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      9467879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       165323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     15603586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51530928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       176810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       110299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       119492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       165323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           571924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35044141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35044141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35044141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher       148421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        82276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        78171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher       144219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       176810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     15705232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       110299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      9729220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       119492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      9467879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       165323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     15603586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86575068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1818310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      7701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      4269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      4056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples      7483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      9174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    814548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      5723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    504504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      6200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    490910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      8578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    809181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006880072500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       106358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       106358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7945119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1715919                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2673748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1818310                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2673748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1818310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1421                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            166522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            156808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            157026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            173337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            161615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            159533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            165071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            167429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           168757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           175951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           171662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           158632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            107905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            106189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            108407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            114131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            119096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            114542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           117785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           112452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           117238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           109005                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29429215754                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13361635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79535347004                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11012.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29762.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1977040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1324358                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2673748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1818310                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2608364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 103608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 106278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 106610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 106970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 106621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 106740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 106364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1189243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.666822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.820545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.802443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       511354     43.00%     43.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       270728     22.76%     65.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       173958     14.63%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55477      4.66%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41460      3.49%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32190      2.71%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25114      2.11%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23643      1.99%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55319      4.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1189243                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       106358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.126798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.343538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            835      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         86807     81.62%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         15518     14.59%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2453      2.31%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           528      0.50%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           146      0.14%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           48      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        106358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       106358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.096185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.066343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47788     44.93%     44.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2037      1.92%     46.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            55124     51.83%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1343      1.26%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        106358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              171028928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   90944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               116372224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               171119872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            116371840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3320721811000                       # Total gap between requests
system.mem_ctrls.avgGap                     739242.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       492864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       273216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       259584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       478912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       587136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     52131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       366272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     32288256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       396800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     31418240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst       548992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     51787584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    116372224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 148420.746093272814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 82276.089478273163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 78170.957817726856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 144219.249839755939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 176809.755182402907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 15698717.294998465106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 110298.913114115087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 9723264.522404948249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 119492.095283507515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 9461268.467036560178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 165323.095700310892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 15595279.540903853253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35044256.246375203133                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         7701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         4269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         4056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher         7483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         9174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       814886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         5723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       504813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         6200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       491253                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         8578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data       809612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1818310                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    283409647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    155631952                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    139319064                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    269053527                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    305831248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  24147799207                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    182024000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  15114660473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    203007250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  14700316444                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    281857499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  23752436693                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 78603503124879                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     36801.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     36456.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     34348.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     35955.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     33336.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     29633.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     31805.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     29941.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32743.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29924.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     32858.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     29338.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43228879.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4297615980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2284229475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9632088480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4767770520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     262134740400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     498608242710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     855276527040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1637001214605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.965487                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2217912518623                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 110886100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 991923133377                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4193593320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2228947710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9448326300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4723839000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     262134740400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     493405543200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     859657747680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1635792737610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.601567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2229305301980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 110886100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 980530350020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3320721752000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   50                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  51                       # Transaction distribution
system.iobus.trans_dist::WriteReq               27491                       # Transaction distribution
system.iobus.trans_dist::WriteResp              27491                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        54944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          137                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        55083                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55083                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       219776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       219846                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   219846                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             59818000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            27593000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              111500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6585009631500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               44600777                       # Simulator instruction rate (inst/s)
host_mem_usage                                 809036                       # Number of bytes of host memory used
host_op_rate                                 44600754                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   223.57                       # Real time elapsed on the host
host_tick_rate                             1576322553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9971574163                       # Number of instructions simulated
sim_ops                                    9971574163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.352425                       # Number of seconds simulated
sim_ticks                                352424964000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         4882                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           55                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         4962                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            6                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    3      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   54      0.71%      0.75% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      0.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6276     82.98%     83.75% # number of callpals executed
system.cpu0.kern.callpal::rdps                    734      9.71%     93.45% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     93.47% # number of callpals executed
system.cpu0.kern.callpal::rti                     467      6.17%     99.64% # number of callpals executed
system.cpu0.kern.callpal::callsys                  18      0.24%     99.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.04%     99.92% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  6      0.08%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7563                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      8577                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     365                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1849     26.01%     26.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.06%     26.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    361      5.08%     31.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     31.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4894     68.84%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7109                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1847     45.50%     45.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.10%     45.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     361      8.89%     54.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1846     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4059                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            351252030000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3256500      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              143537500      0.04%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 687500      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1025373500      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        352424885000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998918                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.377197                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.570966                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 99                      
system.cpu0.kern.mode_good::user                   99                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              521                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 99                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.190019                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.319355                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      352045102500     99.89%     99.89% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           379782500      0.11%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      54                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1500                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1504                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::swpipl                 4793     81.56%     81.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                    722     12.29%     93.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     362      6.16%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5877                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      6239                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     362                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1450     26.28%     26.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    361      6.54%     32.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     32.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3705     67.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5517                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1450     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     361     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.03%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1449     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3261                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            351777316000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              141509000      0.04%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1541000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              537236000      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        352457602000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.391093                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.591082                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                362                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      2231455                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        20770                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      2295349                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage          955                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  132      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl               147734     46.62%     46.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                  22176      7.00%     53.66% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     53.66% # number of callpals executed
system.cpu2.kern.callpal::rti                   32917     10.39%     64.04% # number of callpals executed
system.cpu2.kern.callpal::callsys               32455     10.24%     74.29% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     74.29% # number of callpals executed
system.cpu2.kern.callpal::rdunique              81487     25.71%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                316911                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    431997                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     227                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   86315     47.66%     47.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     76      0.04%     47.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    361      0.20%     47.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     47.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  94336     52.09%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              181089                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    86315     49.87%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      76      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     361      0.21%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   86314     49.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               173067                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            331947162000     94.16%     94.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               47165000      0.01%     94.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              207110500      0.06%     94.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1239000      0.00%     94.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            20336532500      5.77%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        352539209000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.914964                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.955701                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              32535                      
system.cpu2.kern.mode_good::user                32535                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            33049                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              32535                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.984447                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.992163                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      321213628500     87.54%     87.54% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         45730010500     12.46%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     132                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         5077                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           29                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         5194                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage          318                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   60      0.39%      0.40% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.03%      0.42% # number of callpals executed
system.cpu3.kern.callpal::swpipl                14158     91.82%     92.24% # number of callpals executed
system.cpu3.kern.callpal::rdps                    756      4.90%     97.14% # number of callpals executed
system.cpu3.kern.callpal::rti                     431      2.80%     99.94% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.06%     99.99% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 15420                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                     16295                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     363                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    6169     41.26%     41.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    361      2.41%     43.67% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      4      0.03%     43.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8419     56.30%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               14953                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     6169     48.57%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     361      2.84%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       4      0.03%     51.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    6167     48.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                12701                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            350492851500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              141183000      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4351000      0.00%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1901264500      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        352539650000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.732510                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.849395                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              491                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.136456                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.240143                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      359993949000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            28920000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                   8499200                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                 1035                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                        1040                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         17                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1280000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2554630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   178763                       # Number of branches fetched
system.switch_cpus0.committedInsts            1257984                       # Number of instructions committed
system.switch_cpus0.committedOps              1257984                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           49952                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_hits              451440                       # DTB hits
system.switch_cpus0.dtb.data_misses               482                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           34299                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              263510                       # DTB read hits
system.switch_cpus0.dtb.read_misses               375                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          15653                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             187930                       # DTB write hits
system.switch_cpus0.dtb.write_misses              107                       # DTB write misses
system.switch_cpus0.idle_fraction            0.991571                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         248209                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             248048                       # ITB hits
system.switch_cpus0.itb.fetch_misses              161                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.008429                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               704849928                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5940923.001983                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       103917                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          3715                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 3715                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         2407                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2393                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              48432                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      698909004.998017                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1207979                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1207979                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1684154                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       910035                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             264374                       # Number of load instructions
system.switch_cpus0.num_mem_refs               452943                       # number of memory refs
system.switch_cpus0.num_store_insts            188569                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        13711      1.09%      1.09% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           739378     58.75%     59.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3469      0.28%     60.12% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1198      0.10%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.02%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          271004     21.53%     81.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         188327     14.96%     96.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         1253      0.10%     96.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1036      0.08%     96.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         38867      3.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1258471                       # Class of executed instruction
system.switch_cpus1.Branches                    75701                       # Number of branches fetched
system.switch_cpus1.committedInsts             527099                       # Number of instructions committed
system.switch_cpus1.committedOps               527099                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits              180377                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              116242                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              64135                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction            0.997592                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          74623                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              74623                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.002408                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               704914708                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1697323.980068                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        36211                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22080                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      703217384.019932                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       503723                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              503723                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       694342                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       405549                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             116242                       # Number of load instructions
system.switch_cpus1.num_mem_refs               180739                       # number of memory refs
system.switch_cpus1.num_store_insts             64497                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3359      0.64%      0.64% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           313395     59.46%     60.09% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2035      0.39%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     60.48% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          118486     22.48%     82.96% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          64498     12.24%     95.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%     95.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%     95.20% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         25326      4.80%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            527099                       # Class of executed instruction
system.switch_cpus2.Branches                 23947279                       # Number of branches fetched
system.switch_cpus2.committedInsts          166147210                       # Number of instructions committed
system.switch_cpus2.committedOps            166147210                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         8874902                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_hits            51913489                       # DTB hits
system.switch_cpus2.dtb.data_misses            114372                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         7395864                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            30793576                       # DTB read hits
system.switch_cpus2.dtb.read_misses            112074                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1479038                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           21119913                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2298                       # DTB write misses
system.switch_cpus2.idle_fraction            0.005795                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       22389174                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           22388910                       # ITB hits
system.switch_cpus2.itb.fetch_misses              264                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.994205                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               705078418                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      700992456.888196                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     16942478                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        263940                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               263940                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       169275                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       169292                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            5338746                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      4085961.111805                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    160959606                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           160959606                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    222075233                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    121582043                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           31016289                       # Number of load instructions
system.switch_cpus2.num_mem_refs             52139272                       # number of memory refs
system.switch_cpus2.num_store_insts          21122983                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2018417      1.21%      1.21% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        107920529     64.91%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          177046      0.11%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          91929      0.06%     66.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          49871      0.03%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          16638      0.01%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        32473659     19.53%     85.86% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       21094352     12.69%     98.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        52770      0.03%     98.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        52731      0.03%     98.61% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2313651      1.39%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         166261594                       # Class of executed instruction
system.switch_cpus3.Branches                   522071                       # Number of branches fetched
system.switch_cpus3.committedInsts            2577301                       # Number of instructions committed
system.switch_cpus3.committedOps              2577301                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_hits              852212                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              627115                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             225097                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.idle_fraction            0.987196                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         181182                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             181057                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.012804                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               705079300                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      9027969.922838                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts       393341                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           648                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  648                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          219                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          223                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              76267                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      696051330.077162                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses      2490046                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts             2490046                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      3273520                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      1877132                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             628010                       # Number of load instructions
system.switch_cpus3.num_mem_refs               853699                       # number of memory refs
system.switch_cpus3.num_store_insts            225689                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass        14333      0.56%      0.56% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          1613760     62.60%     63.16% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            6493      0.25%     63.41% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            246      0.01%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     63.42% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          648257     25.15%     88.57% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         225522      8.75%     97.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          203      0.01%     97.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          196      0.01%     97.34% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         68674      2.66%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           2577687                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       768694                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1453                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6087801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12578548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8874                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1117                       # Transaction distribution
system.membus.trans_dist::ReadResp             772177                       # Transaction distribution
system.membus.trans_dist::WriteReq               2929                       # Transaction distribution
system.membus.trans_dist::WriteResp              2929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       566539                       # Transaction distribution
system.membus.trans_dist::CleanEvict           707202                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1828                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1898                       # Transaction distribution
system.membus.trans_dist::ReadExReq            504182                       # Transaction distribution
system.membus.trans_dist::ReadExResp           504158                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        771060                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       402781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       402781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3426778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3434870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3837651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        17084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    109232000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    109249084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               117871100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3287                       # Total snoops (count)
system.membus.snoopTraffic                      18432                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1284934                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000226                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015047                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1284643     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     291      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1284934                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7702500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4829781831                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          670186389                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6069193308                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       134991                       # number of demand (read+write) misses
system.iocache.demand_misses::total            134991                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       134991                       # number of overall misses
system.iocache.overall_misses::total           134991                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  27289217742                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  27289217742                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  27289217742                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  27289217742                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       134991                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          134991                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       134991                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         134991                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 202155.830700                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 202155.830700                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 202155.830700                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 202155.830700                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        606162                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                73616                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     8.234107                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       134991                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       134991                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       134991                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       134991                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  20539550344                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  20539550344                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  20539550344                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  20539550344                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 152154.961027                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 152154.961027                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 152154.961027                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 152154.961027                       # average overall mshr miss latency
system.iocache.replacements                    134991                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide       133071                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           133071                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide  27064652423                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  27064652423                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide       133071                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         133071                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 203385.053265                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 203385.053265                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide       133071                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       133071                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide  20411102423                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  20411102423                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 153385.053265                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 153385.053265                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    224565319                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    224565319                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116961.103646                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116961.103646                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    128447921                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    128447921                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66899.958854                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66899.958854                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 135007                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               135007                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1214919                       # Number of tag accesses
system.iocache.tags.data_accesses             1214919                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2945                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1474                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 97549922.659430                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 261777908.550081                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1474    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974538000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1474                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 4180478858000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 143788586000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2369                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1186                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 903433053.119730                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 240685777.308087                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1186    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974620500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1186                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3252802824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1071471601000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260735206500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2811                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1406                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 861578614.864865                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 285591137.559028                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1406    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       393500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973854500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1406                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3113045125500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1211379532500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584973500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2453                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1229                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 876342170.870627                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 277696918.022777                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1229    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       940000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974584000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1229                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3247488398000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1077024528000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  4324739688500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2650534113                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2674643617                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2650534113                       # number of overall hits
system.cpu2.icache.overall_hits::total     2674643617                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      4481759                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4876622                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      4481759                       # number of overall misses
system.cpu2.icache.overall_misses::total      4876622                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  61302958000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  61302958000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  61302958000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  61302958000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2655015872                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2679520239                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2655015872                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2679520239                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.001688                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001820                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.001688                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001820                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13678.325408                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12570.783218                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13678.325408                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12570.783218                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          1525118                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      6861326                       # number of writebacks
system.cpu2.icache.writebacks::total          6861326                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        18383                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        18383                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        18383                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        18383                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      4463376                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4463376                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      2003765                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      4463376                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      6467141                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  56696795500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  56696795500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  24834817876                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  56696795500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  81531613376                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.001681                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001666                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.001681                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002414                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12702.670691                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12702.670691                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12394.077088                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12702.670691                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12607.056716                       # average overall mshr miss latency
system.cpu2.icache.replacements               6861326                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2650534113                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2674643617                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      4481759                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4876622                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  61302958000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  61302958000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2655015872                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2679520239                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.001688                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001820                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13678.325408                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12570.783218                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        18383                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        18383                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      4463376                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4463376                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  56696795500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  56696795500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.001681                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001666                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12702.670691                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12702.670691                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      2003765                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      2003765                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  24834817876                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  24834817876                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12394.077088                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12394.077088                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.245693                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2681505621                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          6862004                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           390.775876                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   165.212781                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    42.648920                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   293.383991                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.322681                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.083299                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.573016                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.978995                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           47                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.091797                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       5365902482                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      5365902482                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    819119972                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       826401383                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    819119972                       # number of overall hits
system.cpu2.dcache.overall_hits::total      826401383                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     15486210                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15776976                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     15486210                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15776976                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 642797051500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 642797051500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 642797051500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 642797051500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    834606182                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    842178359                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    834606182                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    842178359                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018555                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018734                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018555                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018734                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 41507.705985                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40742.728613                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 41507.705985                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40742.728613                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12385630                       # number of writebacks
system.cpu2.dcache.writebacks::total         12385630                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     15486210                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15486210                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     15486210                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15486210                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        18608                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        18608                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 627310841500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 627310841500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 627310841500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 627310841500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    729966000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    729966000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.018555                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018388                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.018555                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.018388                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 40507.705985                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40507.705985                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 40507.705985                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40507.705985                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 39228.611350                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 39228.611350                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              15569168                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    556587557                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      561074062                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      9105976                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9258811                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 284825145500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 284825145500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    565693533                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    570332873                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016097                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016234                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 31278.925565                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30762.604993                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9105976                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9105976                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         4083                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         4083                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 275719169500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 275719169500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    729966000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    729966000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016097                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015966                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 30278.925565                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30278.925565                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178781.778104                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178781.778104                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    262532415                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     265327321                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      6380234                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6518165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 357971906000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 357971906000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    268912649                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    271845486                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023726                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023977                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 56106.391396                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 54919.123097                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      6380234                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6380234                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        14525                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        14525                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 351591672000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 351591672000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.023726                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023470                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 55106.391396                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55106.391396                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data      1042806                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1094126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        42202                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        57625                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    707385000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    707385000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data      1085008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1151751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.038896                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.050033                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 16761.883323                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12275.661605                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        42202                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        42202                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    665183000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    665183000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.038896                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.036642                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 15761.883323                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15761.883323                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data      1063802                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1107175                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        13188                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        35373                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     83356000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     83356000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data      1076990                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1142548                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.012245                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.030960                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6320.594480                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2356.486586                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        13188                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        13188                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     70190000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     70190000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.012245                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.011543                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5322.262663                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5322.262663                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       213000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       213000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          915.261726                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          844473015                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15749161                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            53.620191                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   247.637337                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   667.624388                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.241833                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.651977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.893810                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          616                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1704694477                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1704694477                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  4324739688500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2453293891                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2467565623                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2453293891                       # number of overall hits
system.cpu3.icache.overall_hits::total     2467565623                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst      1297470                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1636465                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst      1297470                       # number of overall misses
system.cpu3.icache.overall_misses::total      1636465                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  18530669500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  18530669500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  18530669500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  18530669500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2454591361                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2469202088                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2454591361                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2469202088                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000529                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000663                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000529                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000663                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14282.156428                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 11323.596594                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14282.156428                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 11323.596594                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           215316                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1944288                       # number of writebacks
system.cpu3.icache.writebacks::total          1944288                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3098                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3098                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3098                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3098                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst      1294372                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1294372                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       311438                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst      1294372                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1605810                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  17216085500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  17216085500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   4464852869                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  17216085500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  21680938369                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000527                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000524                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000527                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000650                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13300.724598                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13300.724598                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14336.249491                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13300.724598                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13501.558945                       # average overall mshr miss latency
system.cpu3.icache.replacements               1944288                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2453293891                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2467565623                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst      1297470                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1636465                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  18530669500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  18530669500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2454591361                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2469202088                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000529                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000663                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14282.156428                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 11323.596594                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3098                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3098                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst      1294372                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1294372                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  17216085500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  17216085500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000527                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13300.724598                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13300.724598                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       311438                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       311438                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   4464852869                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   4464852869                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14336.249491                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 14336.249491                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.152832                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2469510428                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1944805                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1269.798477                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   171.934782                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    38.818981                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   297.399068                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.335810                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.075818                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.580858                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992486                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           27                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.052734                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       4940348981                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      4940348981                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    623405599                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       628037784                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    623405599                       # number of overall hits
system.cpu3.dcache.overall_hits::total      628037784                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      7536767                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7738779                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      7536767                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7738779                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 154585193000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 154585193000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 154585193000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 154585193000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    630942366                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    635776563                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    630942366                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    635776563                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011945                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012172                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011945                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012172                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 20510.809608                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19975.398315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 20510.809608                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19975.398315                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6724060                       # number of writebacks
system.cpu3.dcache.writebacks::total          6724060                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      7536767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7536767                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      7536767                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7536767                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         8614                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         8614                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 147048426000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 147048426000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 147048426000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 147048426000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      1356500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1356500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.011945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011854                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.011945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011854                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 19510.809608                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19510.809608                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 19510.809608                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19510.809608                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   157.476202                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   157.476202                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               7568800                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    457640623                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      460431699                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      5204216                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5313828                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  99417912500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  99417912500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    462844839                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    465745527                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.011244                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011409                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 19103.340926                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 18709.283119                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      5204216                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5204216                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  94213696500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  94213696500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      1356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.011244                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 18103.340926                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18103.340926                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 169562.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169562.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    165764976                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     167606085                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2332551                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2424951                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  55167280500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  55167280500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    168097527                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    170031036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.013876                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.014262                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23651.050074                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 22749.853708                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2332551                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2332551                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         8606                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         8606                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  52834729500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52834729500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.013876                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013718                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 22651.050074                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22651.050074                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       206879                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       262636                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        27724                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        41605                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    400072500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    400072500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       234603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       304241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.118174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.136750                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 14430.547540                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9615.971638                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        27724                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        27724                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    372348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    372348500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.118174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.091125                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 13430.547540                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13430.547540                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       220276                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       268782                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        13502                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        31764                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     86954000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     86954000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       233778                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       300546                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.057756                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.105688                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6440.082951                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2737.501574                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        13502                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        13502                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     73471000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     73471000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.057756                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044925                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5441.490150                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5441.490150                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       174000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       174000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       155000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       155000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          987.656374                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          636381379                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7703883                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            82.605276                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   342.669524                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   644.986850                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.334638                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.629870                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.964508                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          898                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1280466583                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1280466583                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  4324739688500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2387233328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2459276475                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2387233328                       # number of overall hits
system.cpu0.icache.overall_hits::total     2459276475                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      1311664                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1813099                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      1311664                       # number of overall misses
system.cpu0.icache.overall_misses::total      1813099                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  18839082000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18839082000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  18839082000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18839082000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2388544992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2461089574                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2388544992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2461089574                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000549                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000737                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000549                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000737                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14362.734664                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10390.542381                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14362.734664                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10390.542381                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches           206853                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      2111427                       # number of writebacks
system.cpu0.icache.writebacks::total          2111427                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3419                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3419                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3419                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3419                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      1308245                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1308245                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       302295                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      1308245                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1610540                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  17509235000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  17509235000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   4453414438                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  17509235000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  21962649438                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000548                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000532                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000548                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000654                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13383.758394                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13383.758394                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14732.014880                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13383.758394                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13636.823325                       # average overall mshr miss latency
system.cpu0.icache.replacements               2111427                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2387233328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2459276475                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      1311664                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1813099                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  18839082000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18839082000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2388544992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2461089574                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000737                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14362.734664                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10390.542381                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3419                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3419                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      1308245                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1308245                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  17509235000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  17509235000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000548                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13383.758394                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13383.758394                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       302295                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       302295                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   4453414438                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   4453414438                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 14732.014880                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 14732.014880                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.818686                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2461388450                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2111975                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1165.443933                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   175.564850                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    45.302429                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   290.951406                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.342900                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.088481                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.568264                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999646                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           50                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.097656                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4924291123                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4924291123                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    560048966                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       574774613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    560048966                       # number of overall hits
system.cpu0.dcache.overall_hits::total      574774613                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      6702320                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9285662                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6702320                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9285662                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 144265918000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 144265918000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 144265918000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 144265918000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    566751286                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584060275                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    566751286                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584060275                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.011826                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015898                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.011826                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015898                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 21524.773213                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15536.417113                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 21524.773213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15536.417113                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7156504                       # number of writebacks
system.cpu0.dcache.writebacks::total          7156504                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      6702320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6702320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      6702320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6702320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         8567                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         8567                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 137563598000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 137563598000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 137563598000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 137563598000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    138197500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    138197500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011826                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011475                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011826                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011475                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 20524.773213                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20524.773213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 20524.773213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20524.773213                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 16131.376211                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 16131.376211                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               9161187                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    414993871                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      424764023                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4681274                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6976179                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  92970982500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  92970982500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    419675145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    431740202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.011155                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 19860.188167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13326.920439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      4681274                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      4681274                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          577                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          577                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  88289708500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88289708500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    138197500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    138197500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.011155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010843                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 18860.188167                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18860.188167                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239510.398614                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239510.398614                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    145055095                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     150010590                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2021046                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2309483                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  51294935500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  51294935500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    147076141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    152320073                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.013741                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015162                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 25380.389907                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22210.570721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2021046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2021046                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         7990                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         7990                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  49273889500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49273889500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.013741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013268                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 24380.389907                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24380.389907                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       199873                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       406303                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        26628                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        39133                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    399830000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    399830000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       226501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       445436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.117562                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.087853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 15015.397326                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10217.207983                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        26628                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        26628                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    373202000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    373202000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.117562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059780                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 14015.397326                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14015.397326                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       211489                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       419220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        14080                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        25071                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     93456000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     93456000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       225569                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       444291                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.062420                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.056429                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6637.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3727.653464                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        14080                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        14080                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     79387000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     79387000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.062420                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.031691                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5638.281250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5638.281250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        80500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        80500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data        69500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        69500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          997.644353                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          584950082                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9268539                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            63.111358                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   346.685125                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   650.959229                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.338560                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.635702                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974262                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          569                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1179168543                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1179168543                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  4324739688500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2356209600                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2361224885                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2356209600                       # number of overall hits
system.cpu1.icache.overall_hits::total     2361224885                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst      1171480                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1209211                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst      1171480                       # number of overall misses
system.cpu1.icache.overall_misses::total      1209211                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  16671440000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  16671440000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  16671440000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  16671440000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2357381080                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2362434096                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2357381080                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2362434096                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000497                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000512                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000497                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000512                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14231.092294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13787.039648                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14231.092294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13787.039648                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches           129790                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1403454                       # number of writebacks
system.cpu1.icache.writebacks::total          1403454                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1832                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1832                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1832                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1832                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst      1169648                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1169648                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       196612                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst      1169648                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1366260                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst  15488811000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  15488811000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   2870256774                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst  15488811000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  18359067774                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000496                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000496                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000578                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13242.284003                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13242.284003                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14598.583881                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13242.284003                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13437.462689                       # average overall mshr miss latency
system.cpu1.icache.replacements               1403454                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2356209600                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2361224885                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst      1171480                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1209211                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  16671440000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  16671440000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2357381080                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2362434096                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000497                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000512                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14231.092294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13787.039648                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1832                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1832                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst      1169648                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1169648                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst  15488811000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  15488811000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13242.284003                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13242.284003                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       196612                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       196612                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   2870256774                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   2870256774                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14598.583881                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 14598.583881                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.601500                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2362628876                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1403991                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1682.794887                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   171.387502                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    38.492619                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   297.721379                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.334741                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.075181                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.581487                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.991409                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           64                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4726272183                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4726272183                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    721340813                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       722987039                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    721340813                       # number of overall hits
system.cpu1.dcache.overall_hits::total      722987039                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8888373                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8923093                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8888373                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8923093                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 150895249000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 150895249000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 150895249000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 150895249000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    730229186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    731910132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    730229186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    731910132                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.012172                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012192                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.012172                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012192                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 16976.700798                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16910.643989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 16976.700798                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16910.643989                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8222111                       # number of writebacks
system.cpu1.dcache.writebacks::total          8222111                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8888373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8888373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8888373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8888373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         7591                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         7591                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 142006876000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 142006876000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 142006876000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 142006876000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.012172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012144                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.012172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012144                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 15976.700798                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15976.700798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 15976.700798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15976.700798                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8812818                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    515437052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      516490452                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6321757                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6344521                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  99267802500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99267802500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    521758809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    522834973                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012116                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012135                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15702.565363                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15646.224908                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6321757                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6321757                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  92946045500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  92946045500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012091                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14702.565363                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14702.565363                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    205903761                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     206496587                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2566616                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2578572                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  51627446500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  51627446500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    208470377                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    209075159                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012312                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 20114.986621                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20021.719967                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2566616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2566616                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         7591                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7591                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  49060830500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  49060830500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012276                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 19114.986621                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19114.986621                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       118850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       130694                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        16843                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        17817                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    222498500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    222498500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       135693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       148511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.124126                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.119971                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13210.146648                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12487.988999                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        16843                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16843                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    205655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    205655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.124126                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.113412                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12210.146648                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12210.146648                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       124320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       135588                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        11032                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        12502                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     73896000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     73896000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       135352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       148090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.081506                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.084422                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6698.332125                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5910.734283                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        11032                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        11032                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     62883000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     62883000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.081506                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.074495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5700.054387                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5700.054387                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       168000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       168000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6585009631500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          971.022033                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          732207223                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8900198                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.268644                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   312.582250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   658.439782                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.305256                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.643008                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948264                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          922                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          916                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1473313664                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1473313664                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1117                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5713179                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2929                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1336516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4659791                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1430820                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3788                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2818                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6606                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           578157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          578157                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4659797                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1052537                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        38185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        41300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     13881763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4801050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        36099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18860278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1629184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1259650                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       392064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        19536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    592288448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    150187694                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2143872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1005052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              748925500                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1168870                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37429376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7446554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.118664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6863440     92.17%     92.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 380685      5.11%     97.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 104427      1.40%     98.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  97912      1.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     90      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7446554                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12179934112                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2408645810                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        6940916934                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20669386                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25154438                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20644493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19120444                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1719991                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4636406                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         2111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher      1736108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         3201                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         7953                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3256                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         2232                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data           55                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      2882778                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       474349                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst        12132                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         2853                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5127662                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         2111                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          634                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher      1736108                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         3201                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         7953                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3256                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         2232                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data           55                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      2882778                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       474349                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst        12132                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         2853                       # number of overall hits
system.l2.overall_hits::total                 5127662                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         3027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          299                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         2144                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         8756                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           58                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data           90                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         5343                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1113451                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         1117                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         7400                       # number of demand (read+write) misses
system.l2.demand_misses::total                1142344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          520                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          139                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         3027                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          299                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         2144                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         8756                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           58                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data           90                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         5343                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1113451                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         1117                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         7400                       # number of overall misses
system.l2.overall_misses::total               1142344                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     44292928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     10998890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    269273222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     28711704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    176080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    715739000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data      8690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    442675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  88254252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     92264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    672433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      90719986244                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     44292928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     10998890                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    269273222                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     28711704                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    176080000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    715739000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4576000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data      8690000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    442675000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  88254252000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     92264500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    672433000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     90719986244                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         2631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher      1739135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         3500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst        10097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        12012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         2290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data          145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      2888121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      1587800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst        13249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        10253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6270006                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         2631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher      1739135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         3500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst        10097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        12012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         2290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data          145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      2888121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      1587800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst        13249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        10253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6270006                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.197643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.179819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.001741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.085429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.212340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.728938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.025328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.620690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.001850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.701254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.084308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.721740                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.197643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.179819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.001741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.085429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.212340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.728938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.025328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.620690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.001850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.701254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.084308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.721740                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 85178.707692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 79128.705036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88957.126528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 96025.765886                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 82126.865672                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 81742.690726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 78896.551724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 96555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 82851.394348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79261.909146                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 82600.268577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 90869.324324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79415.645588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 85178.707692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 79128.705036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88957.126528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 96025.765886                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 82126.865672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 81742.690726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 78896.551724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 96555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 82851.394348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79261.909146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 82600.268577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 90869.324324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79415.645588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              564619                       # number of writebacks
system.l2.writebacks::total                    564619                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 116                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                116                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         3027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         2128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         8756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         5343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1113432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         1116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         7358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1142228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         3027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         2128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         8756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         5343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1113432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         1116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         7358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1142228                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          780                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          362                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         2522                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          382                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4046                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     38960928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      8207894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    239003222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     25612705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    153710500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    628179000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3351500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data      7790000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    389245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  77118863500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     81035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    595445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79289405249                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     38960928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      8207894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    239003222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     25612705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    153710500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    628179000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3351500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data      7790000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    389245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  77118863500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     81035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    595445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79289405249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     66138000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    139089000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       626000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    205853000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.196883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.151358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.001741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.084857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.210756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.728938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.020087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.620690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.001850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.701242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.084233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.717644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182173                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.196883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.151358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.001741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.084857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.210756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.728938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.020087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.620690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.001850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.701242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.084233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.717644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182173                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75214.146718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 70152.940171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78957.126528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 86238.063973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 72232.377820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 71742.690726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 72858.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 86555.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 72851.394348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69262.302053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 72612.455197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 80924.911661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69416.443345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75214.146718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 70152.940171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78957.126528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 86238.063973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 72232.377820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 71742.690726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 72858.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 86555.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 72851.394348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69262.302053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 72612.455197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 80924.911661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69416.443345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 84792.307692                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 55150.277557                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1638.743455                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 50878.151261                       # average overall mshr uncacheable latency
system.l2.replacements                        1145406                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          292                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          821                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1117                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     66138000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    139089000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       626000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    205853000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       226500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 169414.129111                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       156500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 184290.957923                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          488                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          362                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1701                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          378                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2929                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       771897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           771897                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       771897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       771897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4219450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4219450                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4219450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4219450                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          727                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          774                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          535                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2041                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          143                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                489                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1004000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          179                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          668                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.164368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.972067                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.047970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.199102                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.193281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data   412.587413                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 25743.589744                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   657.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2352.760736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           489                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2852000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      3449000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       761500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      2633500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9696000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.164368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.972067                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.047970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.199102                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.193281                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19944.055944                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19821.839080                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19525.641026                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19800.751880                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19828.220859                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          352                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          401                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          163                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                920                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        98000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       218000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          400                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          404                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          228                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.120000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.942857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.007426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.285088                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.165154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data         1250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 32666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data   923.076923                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1197.802198                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          182                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       957000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1303000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        68000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1279500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3607500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.120000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.942857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.007426                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.285088                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.165154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19742.424242                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 22666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19684.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19821.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1031                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        72090                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 73314                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         5647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           76                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       496905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         1611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              504239                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    456456000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      7523000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  38922205500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    137615500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39523800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         6678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data           77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       568995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         1803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            577553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.845612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.987013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.873303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.893511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80831.591996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 98986.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 78329.269176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 85422.408442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78383.068347                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         5647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       496905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         1611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         504239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    399986000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      6763000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  33953155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    121505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34481410000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.845612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.987013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.873303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.893511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70831.591996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 88986.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68329.269176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 75422.408442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68383.068347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         2111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher      1736108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         3201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         7953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         2232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      2882778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst        12132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4647149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         3027                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         2144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         5343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         1117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     44292928                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     10998890                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    269273222                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     28711704                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    176080000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4576000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    442675000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     92264500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1068872244                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         2631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher      1739135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         3500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst        10097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         2290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      2888121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst        13249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4659796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.197643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.179819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.001741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.085429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.212340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.025328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.001850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.084308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 85178.707692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 79128.705036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88957.126528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 96025.765886                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82126.865672                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 78896.551724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 82851.394348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 82600.268577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84515.872855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         3027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         2128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         5343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         1116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12592                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     38960928                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      8207894                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    239003222                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     25612705                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    153710500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3351500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    389245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     81035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    939127249                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.196883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.151358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.001741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.084857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.210756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.020087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.001850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.084233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 75214.146718                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 70152.940171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78957.126528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 86238.063973                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 72232.377820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 72858.695652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 72851.394348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 72612.455197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74581.261833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         2225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       402259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         2661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            407199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         3109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       616546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data         5789                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          625458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    259283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1167000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  49332046500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data    534817500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50127314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         5334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1018805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         8450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1032657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.582865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.205882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.605166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.685089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.605678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83397.555484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83357.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80013.569953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 92385.126965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80144.972164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           42                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         3109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           14                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       616527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data         5747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       625397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    228193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1027000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  43165708000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    473940000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43868868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.582865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.205882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.605147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.680118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.605619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 73397.555484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 73357.142857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70014.302699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 82467.374282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70145.632294                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.978525                       # Cycle average of tags in use
system.l2.tags.total_refs                    21399052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1178177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.162850                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     172.319833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data              16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    34.274098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    16.098750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.031248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   406.303395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    22.334225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   193.799587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   265.050532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    50.727797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   168.598407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   521.283728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 30550.537131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    57.442244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   287.177551                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.012399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.005914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.008089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.005145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.015908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.932328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.008764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           656                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.020020                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979980                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97196657                       # Number of tag accesses
system.l2.tags.data_accesses                 97196657                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         7488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       193728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        19008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       136192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       560384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       341952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     71253440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        71424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       470912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide      8499136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           81595520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       341952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        552512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36258496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36258496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         3027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         2128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         8756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         5343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1113335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         1116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         7358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide       132799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1274930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       566539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             566539                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        94068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        21247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       549700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        53935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       386443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      1590080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst         8354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        16344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       970283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    202180456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       202664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      1336205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide       24116158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             231525937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       386443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst         8354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       970283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       202664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1567744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      102882882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102882882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      102882882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        94068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        21247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       549700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        53935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       386443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      1590080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst         8354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        16344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       970283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    202180456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       202664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      1336205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide      24116158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            334408819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    566539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      3027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      8756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      5343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1113327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      7358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples    132799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002409123750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33867                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33867                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3091213                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             533544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1274930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     566539                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1274930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   566539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             81374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             79022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             79388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             78431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             79109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             80035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             79556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             79191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             79031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            80348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            80800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            79995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            79582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35385                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17870314879                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6374610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41775102379                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14016.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32766.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1033553                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  400549                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1274930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               566539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1139686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       407365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.309096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.209714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.835223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       171559     42.11%     42.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87333     21.44%     63.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33274      8.17%     71.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24232      5.95%     77.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19186      4.71%     82.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16318      4.01%     86.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12842      3.15%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9640      2.37%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32981      8.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       407365                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.644994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.928129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         33679     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           95      0.28%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           42      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           20      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           13      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.728526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.876684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33835     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            13      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33867                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               81595008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36258880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                81595520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36258496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       231.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    231.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  352423865500                       # Total gap between requests
system.mem_ctrls.avgGap                     191381.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         7488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       193728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        19008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       136192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       560384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data         5760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       341952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     71252928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        71424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       470912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide      8499136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36258880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 94068.251078831061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 21247.076015874969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 549699.992308149929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 53934.885271067229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 386442.544972495176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 1590080.321324796882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 8353.551254104690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 16343.904627596132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 970283.138058290351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 202179003.414752423763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 202664.417382192012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 1336205.002776137087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 24116157.673779316247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 102883971.636016115546                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         3027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         2128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         8756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data           90                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         5343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1113335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         1116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         7358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide       132799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       566539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     17010015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      3252999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    112040029                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher     13076808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     66620492                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    270843749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      1430000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      4104000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    169715659                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  31668909749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     35136172                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data    293936722                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide   9119025985                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8478148116168                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     32837.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     27803.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     37013.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     44029.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     31306.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     30932.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     31086.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     45600.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31764.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28445.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     31484.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     39947.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     68667.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14964809.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1457331120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            774586065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4575718980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1485549360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27819835680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      89589341880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      59887530240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       185589893325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.608249                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 154332974484                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11768120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 186323869516                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1451254980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            771364110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4527224100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1471815540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27819835680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      89523034350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59943368160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       185507896920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.375586                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154478061900                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11768120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 186178782100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 352424964000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               134188                       # Transaction distribution
system.iobus.trans_dist::ReadResp              134188                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4849                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4849                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       269982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       269982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  278074                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          380                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        17084                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8624248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8624248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8641332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3501000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               226000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           666462000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5163000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           290108742                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3327500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              616000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               32000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
