
---------- Begin Simulation Statistics ----------
final_tick                               2574136918701                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 565964                       # Simulator instruction rate (inst/s)
host_mem_usage                                9836628                       # Number of bytes of host memory used
host_op_rate                                  1100206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1816.00                       # Real time elapsed on the host
host_tick_rate                             1417480084                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788099                       # Number of instructions simulated
sim_ops                                    1997968846                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.574137                       # Number of seconds simulated
sim_ticks                                2574136918701                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.973715                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.026285                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203183913                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5340614.492292                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              197843298.507708                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        222850029                       # Number of branches fetched
system.cpu1.committedInsts                 1000000000                       # Number of instructions committed
system.cpu1.committedOps                   1945171125                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  260949728                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      2355933                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  147204917                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       163589                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1326413606                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                       734522                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      7730140897                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                7730140897                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1079236066                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          612243389                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    178653966                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              18808575                       # Number of float alu accesses
system.cpu1.num_fp_insts                     18808575                       # number of float instructions
system.cpu1.num_fp_register_reads            17357069                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10654679                       # number of times the floating registers were written
system.cpu1.num_func_calls                   28285530                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1922371901                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1922371901                       # number of integer instructions
system.cpu1.num_int_register_reads         3727588782                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1548615848                       # number of times the integer registers were written
system.cpu1.num_load_insts                  260844410                       # Number of load instructions
system.cpu1.num_mem_refs                    407952950                       # number of memory refs
system.cpu1.num_store_insts                 147108540                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             17083588      0.88%      0.88% # Class of executed instruction
system.cpu1.op_class::IntAlu               1513432002     77.80%     78.68% # Class of executed instruction
system.cpu1.op_class::IntMult                  705820      0.04%     78.72% # Class of executed instruction
system.cpu1.op_class::IntDiv                    88760      0.00%     78.72% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1270560      0.07%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   85540      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.79% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1168166      0.06%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    2270      0.00%     78.85% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  480376      0.02%     78.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2025017      0.10%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdMult                     84      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdShift                  1955      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                364      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     78.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt             779685      0.04%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 94      0.00%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     79.02% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             93894      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     79.03% # Class of executed instruction
system.cpu1.op_class::MemRead               255808231     13.15%     92.18% # Class of executed instruction
system.cpu1.op_class::MemWrite              139957141      7.20%     99.37% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            5036179      0.26%     99.63% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           7151399      0.37%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1945171125                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1676                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       652716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1567416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    129418416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    258837791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             430226                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       291286                       # Transaction distribution
system.membus.trans_dist::CleanEvict           361430                       # Transaction distribution
system.membus.trans_dist::ReadExReq            484474                       # Transaction distribution
system.membus.trans_dist::ReadExResp           484474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        430226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2482116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2482116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2482116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     77183104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77183104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77183104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            914700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  914700    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              914700                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3722663901                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4895113567                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37453509                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37453509                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37453509                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37453509                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83415.387528                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83415.387528                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83415.387528                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83415.387528                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37154475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37154475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37154475                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37154475                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 82749.387528                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 82749.387528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 82749.387528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 82749.387528                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37453509                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37453509                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83415.387528                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83415.387528                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37154475                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37154475                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 82749.387528                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 82749.387528                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.814564                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.814564                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837528                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837528                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30843333126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30843333126                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30843333126                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30843333126                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88651.666282                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88651.666282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88651.666282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88651.666282                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          515                       # number of writebacks
system.cpu0.dcache.writebacks::total              515                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30611621070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30611621070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30611621070                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30611621070                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87985.666282                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87985.666282                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87985.666282                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87985.666282                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830955516                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830955516                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88681.342450                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88681.342450                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30599413956                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30599413956                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88015.342450                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88015.342450                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     12377610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12377610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48350.039062                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48350.039062                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     12207114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12207114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47684.039062                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47684.039062                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1314454329                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1314454329                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1314454329                       # number of overall hits
system.cpu1.icache.overall_hits::total     1314454329                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     11959277                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      11959277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     11959277                       # number of overall misses
system.cpu1.icache.overall_misses::total     11959277                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 132673220640                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 132673220640                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 132673220640                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 132673220640                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1326413606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1326413606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1326413606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1326413606                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.009016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.009016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11093.749283                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11093.749283                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11093.749283                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11093.749283                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     11958765                       # number of writebacks
system.cpu1.icache.writebacks::total         11958765                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     11959277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     11959277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     11959277                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     11959277                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 124708342158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 124708342158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 124708342158                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 124708342158                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009016                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009016                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10427.749283                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10427.749283                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10427.749283                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10427.749283                       # average overall mshr miss latency
system.cpu1.icache.replacements              11958765                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1314454329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1314454329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     11959277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     11959277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 132673220640                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 132673220640                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1326413606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1326413606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.009016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11093.749283                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11093.749283                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     11959277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     11959277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 124708342158                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 124708342158                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.009016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009016                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10427.749283                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10427.749283                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986394                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1326413606                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         11959277                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           110.910852                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986394                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10623268125                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10623268125                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    291042912                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       291042912                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    291042912                       # number of overall hits
system.cpu1.dcache.overall_hits::total      291042912                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    117111733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     117111733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    117111733                       # number of overall misses
system.cpu1.dcache.overall_misses::total    117111733                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1372315906404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1372315906404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1372315906404                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1372315906404                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    408154645                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    408154645                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    408154645                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    408154645                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.286930                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286930                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.286930                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286930                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11718.005286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11718.005286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11718.005286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11718.005286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    100470044                       # number of writebacks
system.cpu1.dcache.writebacks::total        100470044                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    117111733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    117111733                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    117111733                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    117111733                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1294319492226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1294319492226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1294319492226                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1294319492226                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.286930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.286930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.286930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.286930                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11052.005286                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11052.005286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11052.005286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11052.005286                       # average overall mshr miss latency
system.cpu1.dcache.replacements             117111725                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    168381565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      168381565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     92568163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     92568163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1055704959612                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1055704959612                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    260949728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    260949728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.354736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.354736                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11404.622555                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11404.622555                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     92568163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     92568163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 994054563054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 994054563054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354736                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10738.622555                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10738.622555                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    122661347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     122661347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     24543570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     24543570                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 316610946792                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 316610946792                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    147204917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    147204917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.166731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.166731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 12899.954929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12899.954929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     24543570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     24543570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 300264929172                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 300264929172                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.166731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.166731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12233.954929                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12233.954929                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          408154645                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        117111733                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.485173                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3382348893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3382348893                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            11945747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           116558484                       # number of demand (read+write) hits
system.l2.demand_hits::total                128504675                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                444                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           11945747                       # number of overall hits
system.l2.overall_hits::.cpu1.data          116558484                       # number of overall hits
system.l2.overall_hits::total               128504675                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            553249                       # number of demand (read+write) misses
system.l2.demand_misses::total                 914700                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347472                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13530                       # number of overall misses
system.l2.overall_misses::.cpu1.data           553249                       # number of overall misses
system.l2.overall_misses::total                914700                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     36692271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30252014037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1142600589                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  47088140724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      78519447621                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     36692271                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30252014037                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1142600589                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  47088140724                       # number of overall miss cycles
system.l2.overall_miss_latency::total     78519447621                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        11959277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       117111733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            129419375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       11959277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      117111733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           129419375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.004724                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007068                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.004724                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007068                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81719.979955                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87063.170664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84449.415299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85112.021394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85841.748793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81719.979955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87063.170664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84449.415299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85112.021394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85841.748793                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              291286                       # number of writebacks
system.l2.writebacks::total                    291286                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       553249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            914700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       553249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           914700                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     33627765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27880154725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1050243331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43311596989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  72275622810                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     33627765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27880154725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1050243331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43311596989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  72275622810                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.004724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.004724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007068                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74894.799555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80237.126229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77623.306061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78285.901988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79015.658478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74894.799555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80237.126229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77623.306061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78285.901988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79015.658478                       # average overall mshr miss latency
system.l2.replacements                         653336                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks    100470559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        100470559                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks    100470559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    100470559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     11958783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11958783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     11958783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11958783                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         24059218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              24059352                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            122                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         484352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              484474                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10658997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  41153596542                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   41164255539                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     24543570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          24543826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.476562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.019734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87368.827869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84966.298357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84966.903361                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       484352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         484474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9825121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37847296039                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37857121160                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.476562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.019734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80533.778689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78140.063505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78140.666290                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst      11945747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11945747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13530                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     36692271                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1142600589                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1179292860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     11959277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11959726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81719.979955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84449.415299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84361.746906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     33627765                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1050243331                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1083871096                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74894.799555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77623.306061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77535.667501                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     92499266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          92499576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        68897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          416247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30241355040                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   5934544182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36175899222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     92568163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      92915823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87063.063308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86136.467219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86909.693576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        68897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       416247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27870329604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   5464300950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33334630554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80237.022035                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79311.159412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80083.773706                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 255599.882264                       # Cycle average of tags in use
system.l2.tags.total_refs                   258837791                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    914874                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    282.921791                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.924295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       39.784492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    42689.415936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     6605.296688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    206201.460854                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.025197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.786596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        261538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       260702                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997688                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4142319530                       # Number of tag accesses
system.l2.tags.data_accesses               4142319530                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      35407936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           58540800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       865920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        894656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18642304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18642304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         553249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              914700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       291286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             291286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            11163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8639093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           336392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         13755265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22741914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        11163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       336392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           347556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7242157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7242157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7242157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           11163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8639093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          336392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        13755265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29984071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    291286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    552997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.082480471982                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2772995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274310                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      914700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     291286                       # Number of write requests accepted
system.mem_ctrls.readBursts                    914700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   291286                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            28622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            28597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            28634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            28591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            28595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            28538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            28442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            28548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            28509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            28615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            28521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            28697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            28598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            28526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            28569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            28525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16             9170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17             9096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             9156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             9157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20             9064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21             9017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22             8985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23             9175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24             9111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25             9158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             9120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             9262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28             9172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29             9028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30             9084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             9038                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19526686076                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3046940736                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35522210492                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21353.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38845.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                914700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               291286                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  898491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  17035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1205682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1205682    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1205682                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.674004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.081302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    935.684944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        17022     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           13      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120832-122879            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.094207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.066472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7281     42.74%     42.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              875      5.14%     47.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8876     52.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17037                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               58524672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18638976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                58540800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18642304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2574037194192                       # Total gap between requests
system.mem_ctrls.avgGap                    2134383.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       865920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     35391808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18638976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11163.353352043603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 8639092.908555222675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 336392.362701892969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 13748999.807617051527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7240864.254185004160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       553249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       291286                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15573226                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13985842481                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    506211264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21014583521                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 142389465197434                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34684.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40250.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37413.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37983.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 488830445.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         940178977.920533                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         1659777503.327734                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1253854745.406322                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       343933851.408057                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     223449334241.515015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     60215098192.141403                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     798628476390.673218                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1086490653913.625244                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        422.079589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2435725312977                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 115715950000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22695655724                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         939932596.512538                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1659342545.380553                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1254386868.471918                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       343103463.696058                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     223449334241.515015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     60212750103.752953                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     798630097406.014771                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1086488947236.567749                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        422.078926                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2435726457511                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 115715950000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22694511190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2574136918701                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         104875549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    100761845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11958783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17351124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         24543826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        24543826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11959726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     92915823                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     35877319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    351335191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             388257166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1530754688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  13925233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15478317888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          653336                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18642304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130072711                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              130072091    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    620      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130072711                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       161070926175                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      116994621267                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       11947317723                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349379808                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
