# VHDL-Subset-Parser-using-Lex-and-Yacc
This project implements a simple parser for a subset of VHDL (Very High Speed Integrated Circuit Hardware Description Language) using Lex and Yacc.
