/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Tue Mar  7 20:07:59 EST 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_CReg<tUWide> INST_d2eQueue_rv;
  MOD_CReg<tUWide> INST_e2wQueue_rv;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_CReg<tUWide> INST_f2dQueue_rv;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt32> INST_pc_port_0;
  MOD_Wire<tUInt32> INST_pc_port_1;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_pc_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Reg<tUInt32> INST_rf_0;
  MOD_Reg<tUInt32> INST_rf_1;
  MOD_Reg<tUInt32> INST_rf_10;
  MOD_Reg<tUInt32> INST_rf_11;
  MOD_Reg<tUInt32> INST_rf_12;
  MOD_Reg<tUInt32> INST_rf_13;
  MOD_Reg<tUInt32> INST_rf_14;
  MOD_Reg<tUInt32> INST_rf_15;
  MOD_Reg<tUInt32> INST_rf_16;
  MOD_Reg<tUInt32> INST_rf_17;
  MOD_Reg<tUInt32> INST_rf_18;
  MOD_Reg<tUInt32> INST_rf_19;
  MOD_Reg<tUInt32> INST_rf_2;
  MOD_Reg<tUInt32> INST_rf_20;
  MOD_Reg<tUInt32> INST_rf_21;
  MOD_Reg<tUInt32> INST_rf_22;
  MOD_Reg<tUInt32> INST_rf_23;
  MOD_Reg<tUInt32> INST_rf_24;
  MOD_Reg<tUInt32> INST_rf_25;
  MOD_Reg<tUInt32> INST_rf_26;
  MOD_Reg<tUInt32> INST_rf_27;
  MOD_Reg<tUInt32> INST_rf_28;
  MOD_Reg<tUInt32> INST_rf_29;
  MOD_Reg<tUInt32> INST_rf_3;
  MOD_Reg<tUInt32> INST_rf_30;
  MOD_Reg<tUInt32> INST_rf_31;
  MOD_Reg<tUInt32> INST_rf_4;
  MOD_Reg<tUInt32> INST_rf_5;
  MOD_Reg<tUInt32> INST_rf_6;
  MOD_Reg<tUInt32> INST_rf_7;
  MOD_Reg<tUInt32> INST_rf_8;
  MOD_Reg<tUInt32> INST_rf_9;
  MOD_Reg<tUInt8> INST_scoreboard_0;
  MOD_Reg<tUInt8> INST_scoreboard_1;
  MOD_Reg<tUInt8> INST_scoreboard_10;
  MOD_Reg<tUInt8> INST_scoreboard_11;
  MOD_Reg<tUInt8> INST_scoreboard_12;
  MOD_Reg<tUInt8> INST_scoreboard_13;
  MOD_Reg<tUInt8> INST_scoreboard_14;
  MOD_Reg<tUInt8> INST_scoreboard_15;
  MOD_Reg<tUInt8> INST_scoreboard_16;
  MOD_Reg<tUInt8> INST_scoreboard_17;
  MOD_Reg<tUInt8> INST_scoreboard_18;
  MOD_Reg<tUInt8> INST_scoreboard_19;
  MOD_Reg<tUInt8> INST_scoreboard_2;
  MOD_Reg<tUInt8> INST_scoreboard_20;
  MOD_Reg<tUInt8> INST_scoreboard_21;
  MOD_Reg<tUInt8> INST_scoreboard_22;
  MOD_Reg<tUInt8> INST_scoreboard_23;
  MOD_Reg<tUInt8> INST_scoreboard_24;
  MOD_Reg<tUInt8> INST_scoreboard_25;
  MOD_Reg<tUInt8> INST_scoreboard_26;
  MOD_Reg<tUInt8> INST_scoreboard_27;
  MOD_Reg<tUInt8> INST_scoreboard_28;
  MOD_Reg<tUInt8> INST_scoreboard_29;
  MOD_Reg<tUInt8> INST_scoreboard_3;
  MOD_Reg<tUInt8> INST_scoreboard_30;
  MOD_Reg<tUInt8> INST_scoreboard_31;
  MOD_Reg<tUInt8> INST_scoreboard_4;
  MOD_Reg<tUInt8> INST_scoreboard_5;
  MOD_Reg<tUInt8> INST_scoreboard_6;
  MOD_Reg<tUInt8> INST_scoreboard_7;
  MOD_Reg<tUInt8> INST_scoreboard_8;
  MOD_Reg<tUInt8> INST_scoreboard_9;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d934;
  tUWide DEF_toDmem_rv_port1__read____d930;
  tUWide DEF_toImem_rv_port1__read____d926;
  tUInt8 DEF_x__h9078;
  tUInt8 DEF_rs2_idx__h9997;
  tUWide DEF_d2eQueue_rv_port1__read____d113;
  tUWide DEF_d2eQueue_rv_port0__read____d461;
  tUWide DEF_e2wQueue_rv_port1__read____d463;
  tUWide DEF_e2wQueue_rv_port0__read____d680;
  tUWide DEF_f2dQueue_rv_port1__read____d14;
  tUWide DEF_f2dQueue_rv_port0__read____d33;
  tUWide DEF_fromMMIO_rv_port1__read____d692;
  tUWide DEF_fromMMIO_rv_port0__read____d936;
  tUWide DEF_toMMIO_rv_port0__read____d520;
  tUWide DEF_fromDmem_rv_port1__read____d694;
  tUWide DEF_fromDmem_rv_port0__read____d932;
  tUWide DEF_toDmem_rv_port0__read____d523;
  tUWide DEF_fromImem_rv_port1__read____d35;
  tUWide DEF_fromImem_rv_port0__read____d928;
  tUWide DEF_toImem_rv_port0__read____d11;
  tUInt8 DEF_scoreboard_31__h11532;
  tUInt8 DEF_scoreboard_30__h11531;
  tUInt8 DEF_scoreboard_29__h11530;
  tUInt8 DEF_scoreboard_28__h11529;
  tUInt8 DEF_scoreboard_27__h11528;
  tUInt8 DEF_scoreboard_26__h11527;
  tUInt8 DEF_scoreboard_25__h11526;
  tUInt8 DEF_scoreboard_24__h11525;
  tUInt8 DEF_scoreboard_23__h11524;
  tUInt8 DEF_scoreboard_22__h11523;
  tUInt8 DEF_scoreboard_21__h11522;
  tUInt8 DEF_scoreboard_20__h11521;
  tUInt8 DEF_scoreboard_19__h11520;
  tUInt8 DEF_scoreboard_18__h11519;
  tUInt8 DEF_scoreboard_17__h11518;
  tUInt8 DEF_scoreboard_16__h11517;
  tUInt8 DEF_scoreboard_15__h11516;
  tUInt8 DEF_scoreboard_14__h11515;
  tUInt8 DEF_scoreboard_13__h11514;
  tUInt8 DEF_scoreboard_12__h11513;
  tUInt8 DEF_scoreboard_11__h11512;
  tUInt8 DEF_scoreboard_10__h11511;
  tUInt8 DEF_scoreboard_9__h11510;
  tUInt8 DEF_scoreboard_8__h11509;
  tUInt8 DEF_scoreboard_7__h11508;
  tUInt8 DEF_scoreboard_6__h11507;
  tUInt8 DEF_scoreboard_5__h11506;
  tUInt8 DEF_scoreboard_4__h11505;
  tUInt8 DEF_scoreboard_3__h11504;
  tUInt8 DEF_scoreboard_2__h11503;
  tUInt8 DEF_scoreboard_1__h11502;
  tUInt8 DEF_scoreboard_0__h11501;
  tUInt8 DEF_starting__h6853;
  tUInt8 DEF_y__h14164;
  tUInt32 DEF_rv1__h14168;
  tUInt32 DEF_d2eQueue_rv_port0__read__61_BITS_111_TO_80_73__ETC___d513;
  tUInt32 DEF_d2eQueue_rv_port0__read__61_BITS_111_TO_80_73__ETC___d514;
  tUInt32 DEF_x__h14319;
  tUInt8 DEF_rd_idx__h18344;
  tUInt8 DEF_x__h9026;
  tUInt8 DEF_d2eQueue_rv_port0__read__61_BITS_211_TO_209___d475;
  tUInt8 DEF_e2wQueue_rv_port0__read__80_BITS_126_TO_124___d703;
  tUInt8 DEF_d2eQueue_rv_port0__read__61_BIT_212___d474;
  tUInt8 DEF_d2eQueue_rv_port0__read__61_BIT_208___d489;
  tUInt8 DEF_d2eQueue_rv_port0__read__61_BIT_183___d468;
  tUInt8 DEF_x__h14163;
  tUInt8 DEF_e2wQueue_rv_port0__read__80_BIT_121___d690;
  tUInt8 DEF_e2wQueue_rv_port0__read__80_BIT_85___d699;
  tUInt8 DEF_e2wQueue_rv_port0__read__80_BIT_55___d685;
  tUInt8 DEF_e2wQueue_rv_port0__read__80_BIT_0___d683;
  tUInt8 DEF_NOT_scoreboard_0_7___d38;
  tUInt8 DEF_NOT_scoreboard_1_9___d40;
  tUInt8 DEF_NOT_scoreboard_2_1___d42;
  tUInt8 DEF_NOT_scoreboard_3_3___d44;
  tUInt8 DEF_NOT_scoreboard_4_5___d46;
  tUInt8 DEF_NOT_scoreboard_5_7___d48;
  tUInt8 DEF_NOT_scoreboard_6_9___d50;
  tUInt8 DEF_NOT_scoreboard_7_1___d52;
  tUInt8 DEF_NOT_scoreboard_8_3___d54;
  tUInt8 DEF_NOT_scoreboard_9_5___d56;
  tUInt8 DEF_NOT_scoreboard_10_7___d58;
  tUInt8 DEF_NOT_scoreboard_11_9___d60;
  tUInt8 DEF_NOT_scoreboard_12_1___d62;
  tUInt8 DEF_NOT_scoreboard_13_3___d64;
  tUInt8 DEF_NOT_scoreboard_14_5___d66;
  tUInt8 DEF_NOT_scoreboard_15_7___d68;
  tUInt8 DEF_NOT_scoreboard_16_9___d70;
  tUInt8 DEF_NOT_scoreboard_17_1___d72;
  tUInt8 DEF_NOT_scoreboard_18_3___d74;
  tUInt8 DEF_NOT_scoreboard_19_5___d76;
  tUInt8 DEF_NOT_scoreboard_20_7___d78;
  tUInt8 DEF_NOT_scoreboard_21_9___d80;
  tUInt8 DEF_NOT_scoreboard_22_1___d82;
  tUInt8 DEF_NOT_scoreboard_23_3___d84;
  tUInt8 DEF_NOT_scoreboard_24_5___d86;
  tUInt8 DEF_NOT_scoreboard_25_7___d88;
  tUInt8 DEF_NOT_scoreboard_26_9___d90;
  tUInt8 DEF_NOT_scoreboard_27_1___d92;
  tUInt8 DEF_NOT_scoreboard_28_3___d94;
  tUInt8 DEF_NOT_scoreboard_29_5___d96;
  tUInt8 DEF_NOT_scoreboard_30_7___d98;
  tUInt8 DEF_NOT_scoreboard_31_9___d100;
  tUInt8 DEF_SEL_ARR_NOT_scoreboard_0_7_8_NOT_scoreboard_1__ETC___d110;
  tUInt8 DEF_SEL_ARR_NOT_scoreboard_0_7_8_NOT_scoreboard_1__ETC___d106;
  tUInt8 DEF_SEL_ARR_NOT_scoreboard_0_7_8_NOT_scoreboard_1__ETC___d103;
  tUInt32 DEF_imm__h14171;
  tUInt8 DEF_IF_d2eQueue_rv_port0__read__61_BIT_212_74_THEN_ETC___d476;
  tUInt8 DEF_d2eQueue_rv_port0__read__61_BIT_112_66_EQ_epoch_9___d467;
  tUInt8 DEF_e2wQueue_rv_port0__read__80_BITS_60_TO_56_01_EQ_0___d702;
  tUInt8 DEF_e2wQueue_rv_port0__read__80_BITS_53_TO_52_86_E_ETC___d687;
  tUInt8 DEF_d2eQueue_rv_port0__read__61_BITS_181_TO_180_69_ETC___d470;
  tUInt8 DEF_NOT_e2wQueue_rv_port0__read__80_BIT_85_99___d700;
  tUInt8 DEF_d2eQueue_rv_port0__read__61_BIT_183_68_OR_NOT__ETC___d472;
  tUInt32 DEF_x__h14600;
  tUInt32 DEF_x__h14437;
  tUInt32 DEF_x__h14367;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d9;
  tUInt32 DEF_signed_0___d26;
  tUInt32 DEF_def__h16746;
  tUInt32 DEF_x_wget__h1439;
  tUInt32 DEF_lfh___d10;
  tUWide DEF_f2dQueue_rv_port0__read__3_BITS_112_TO_48___d353;
  tUInt32 DEF_def__h1754;
  tUWide DEF__1_CONCAT_IF_fromImem_rv_port1__read__5_BITS_6__ETC___d394;
  tUWide DEF_f2dQueue_rv_port0__read__3_BITS_112_TO_48_53_C_ETC___d393;
  tUWide DEF__0_CONCAT_DONTCARE___d534;
  tUWide DEF_IF_fromImem_rv_port1__read__5_BITS_24_TO_20_05_ETC___d392;
  tUWide DEF__1_CONCAT_NOT_d2eQueue_rv_port0__read__61_BIT_1_ETC___d625;
  tUWide DEF_IF_NOT_d2eQueue_rv_port0__read__61_BIT_183_68__ETC___d624;
  tUWide DEF__0_CONCAT_DONTCARE___d724;
  tUWide DEF_d2eQueue_rv_port0__read__61_BITS_216_TO_177_22_ETC___d623;
  tUWide DEF__1_CONCAT_pc_register_CONCAT_IF_pc_readBeforeLa_ETC___d31;
  tUWide DEF_IF_pc_readBeforeLaterWrites_0_read__0_AND_pc_r_ETC___d30;
  tUWide DEF__0_CONCAT_DONTCARE___d343;
  tUWide DEF__16_CONCAT_pc_register_CONCAT_0___d27;
  tUWide DEF__1_CONCAT_IF_d2eQueue_rv_port0__read__61_BIT_18_ETC___d639;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d935;
  tUWide DEF__1_CONCAT_getDResp_a___d931;
  tUWide DEF__1_CONCAT_getIResp_a___d927;
  tUWide DEF__0_CONCAT_DONTCARE___d344;
 
 /* Rules */
 public:
  void RL_pc_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
