$date
	Sun Apr 16 20:49:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CU_tb $end
$var wire 1 ! ShiftB $end
$var wire 1 " S_Coun $end
$var wire 2 # S_C [1:0] $end
$var wire 1 $ LoadCoun $end
$var wire 1 % LoadC $end
$var wire 1 & LoadB $end
$var wire 1 ' LoadA $end
$var reg 1 ( clk $end
$var reg 1 ) equals $end
$var reg 1 * regBk $end
$var reg 1 + start $end
$scope module CU_inst $end
$var wire 1 ( clk $end
$var wire 1 ) equals $end
$var wire 1 * regBk $end
$var wire 1 + start $end
$var wire 1 ! ShiftB $end
$var wire 1 " S_Coun $end
$var wire 2 , S_C [1:0] $end
$var wire 1 $ LoadCoun $end
$var wire 1 % LoadC $end
$var wire 1 & LoadB $end
$var wire 1 ' LoadA $end
$var parameter 3 - STEP1 $end
$var parameter 3 . STEP2 $end
$var parameter 3 / STEP3 $end
$var parameter 3 0 STEP4 $end
$var parameter 3 1 STEP5 $end
$var reg 1 2 Done $end
$var reg 8 3 control_word [7:0] $end
$var reg 3 4 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 1
b100 0
b11 /
b10 .
b1 -
$end
#0
$dumpvars
b1 4
b1000 3
02
b0 ,
0+
0*
0)
1(
0'
0&
1%
0$
b0 #
0"
0!
$end
#5
0(
#10
1(
#15
0(
#20
1'
1$
1&
b10 4
b11101000 3
1(
1+
#25
0(
#30
0'
0&
1"
b1 #
b1 ,
b11 4
b1001101 3
1(
#35
0(
#40
0$
0%
0"
b0 #
b0 ,
b100 4
b0 3
1(
1)
#45
0(
#50
1!
1%
b10 #
b10 ,
b101 4
b11010 3
1(
1*
#55
0(
#60
0!
0%
b0 #
b0 ,
b10 4
b0 3
1(
0)
#65
0(
#70
1$
1%
1"
b1 #
b1 ,
b11 4
b1001101 3
1(
0*
#75
0(
#80
0$
0%
0"
b0 #
b0 ,
b100 4
b0 3
1(
#85
0(
#90
1!
b10 4
b10000 3
1(
1)
#95
0(
#100
1$
0!
1"
12
b1 4
b1000100 3
1(
0+
#105
0(
#110
0$
1%
0"
b1000 3
02
1(
0)
