// Seed: 1213090806
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    input wand id_10,
    output wire id_11,
    output uwire id_12,
    output tri1 id_13,
    output tri id_14
);
  id_16 :
  assert property (@(id_6) 1)
  else;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    output tri id_3,
    input wire id_4,
    input wand id_5,
    input wire id_6
    , id_24,
    output wor id_7,
    output supply0 id_8,
    input wand id_9,
    input wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    output wand id_13,
    input wor id_14,
    input supply0 id_15,
    output uwire id_16,
    input tri0 id_17,
    output supply1 id_18,
    output supply1 id_19,
    input tri id_20,
    input wire id_21,
    input wor id_22
);
  assign id_18 = 1;
  wor id_25 = id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_15,
      id_9,
      id_22,
      id_17,
      id_2,
      id_17,
      id_16,
      id_9,
      id_6,
      id_13,
      id_16,
      id_7,
      id_19
  );
  assign modCall_1.id_6 = 0;
  assign id_1 = id_4;
endmodule
