
---------- Begin Simulation Statistics ----------
final_tick                               926049180842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47485                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830952                       # Number of bytes of host memory used
host_op_rate                                    79894                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   210.59                       # Real time elapsed on the host
host_tick_rate                               45479008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009578                       # Number of seconds simulated
sim_ticks                                  9577559500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        239185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4999892                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       575817                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6036696                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2806785                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4999892                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2193107                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6060302                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       272787                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16129455                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11983563                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       575817                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        998691                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19107619                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16207558                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.038096                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.219065                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11824218     72.95%     72.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1214896      7.50%     80.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       800626      4.94%     85.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       501473      3.09%     88.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       256666      1.58%     90.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       318414      1.96%     92.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       151848      0.94%     92.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       140726      0.87%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       998691      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16207558                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.915510                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.915510                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7637445                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43181085                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3931362                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6434134                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         576971                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        572473                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3236953                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370723                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1037075                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3264                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6060302                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4642145                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13636536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        173463                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29182611                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1153942                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.316381                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4938883                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2806786                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.523490                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19152390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.473196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.286633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10779105     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           679754      3.55%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           833965      4.35%     64.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           942803      4.92%     69.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           461660      2.41%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           423732      2.21%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           957771      5.00%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109212      0.57%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3964388     20.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19152390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18395                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18608                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       650983                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3607290                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.612811                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4663986                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1035930                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2503504                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3964503                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        65037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1520015                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35932773                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3628056                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1312266                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30893555                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5758                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         576971                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          7268                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       111310                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       118724                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1473                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1743                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2093113                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       945934                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1743                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       450383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       200600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29706349                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29975620                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723442                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21490833                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.564890                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30112098                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40441763                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25301691                       # number of integer regfile writes
system.switch_cpus.ipc                       0.522054                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.522054                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       127270      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27156843     84.32%     84.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13848      0.04%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3808862     11.83%     96.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1061230      3.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19349      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18426      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32205828                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38382                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76171                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36808                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49428                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              481418                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014948                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          431028     89.53%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          49629     10.31%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           154      0.03%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          583      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           24      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32521594                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     84075139                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29938812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     54992533                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35932773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32205828                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19107639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       105853                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     19048920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19152390                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.681557                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.240293                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10509504     54.87%     54.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1091571      5.70%     60.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1577435      8.24%     68.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1531609      8.00%     76.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1531716      8.00%     84.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1185831      6.19%     90.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       948744      4.95%     95.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       591763      3.09%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184217      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19152390                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.681319                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4642145                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       472706                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       580208                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3964503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1520015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12754615                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19155099                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         7365948                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          89963                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4347760                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        203302                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      99392170                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40577911                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50070820                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6462369                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            252                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         576971                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        399337                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29226928                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22998                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     57182126                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1508956                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             51141485                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            74830849                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        70761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          70761                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             123787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5664                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109730                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        123788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       362975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       362975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123791                       # Request fanout histogram
system.membus.reqLayer2.occupancy           292250000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          664881000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9577559500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22948                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          392843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20150592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20153984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          119247                       # Total snoops (count)
system.tol2bus.snoopTraffic                    362496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           416872                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.169743                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.375407                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 346111     83.03%     83.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  70761     16.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             416872                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314366500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446350500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       173833                       # number of demand (read+write) hits
system.l2.demand_hits::total                   173833                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       173833                       # number of overall hits
system.l2.overall_hits::total                  173833                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       123737                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123792                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       123737                       # number of overall misses
system.l2.overall_misses::total                123792                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3986500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10941794500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10945781000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3986500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10941794500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10945781000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297625                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297625                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.415825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.415933                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.415825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.415933                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88427.830802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88420.746090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88427.830802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88420.746090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5664                       # number of writebacks
system.l2.writebacks::total                      5664                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       123737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123788                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       123737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123788                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3476500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9704444500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9707921000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3476500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9704444500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9707921000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.415825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.415919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.415825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.415919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78427.992436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78423.764824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78427.992436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78423.764824                       # average overall mshr miss latency
system.l2.replacements                         119247                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17284                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17284                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17284                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17284                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        66909                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         66909                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   558                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       207500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        207500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.005348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 69166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       177500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       177500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.005348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 59166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3986500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3986500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75216.981132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3476500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3476500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       173275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            173275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       123734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          123736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10941587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10941587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.416600                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.416604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88428.297800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88426.868494                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       123734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       123734                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9704267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9704267000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.416600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.416597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78428.459437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78428.459437                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7885.544303                       # Cycle average of tags in use
system.l2.tags.total_refs                      452408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    119247                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.793873                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     220.341721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.159619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.267465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.349511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7660.425987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.935111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3485                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4880791                       # Number of tag accesses
system.l2.tags.data_accesses                  4880791                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7919040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7922560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       362496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          362496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       123735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       340797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    826832765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             827200290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       340797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           354161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37848473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37848473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37848473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       340797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    826832765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            865048763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    122825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001101764250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243191                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5194                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5664                       # Number of write requests accepted
system.mem_ctrls.readBursts                    123787                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    911                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              337                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2304718250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  614380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4608643250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18756.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37506.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70004                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4151                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                123787                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   54679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        54234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.502305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.566197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.473458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31653     58.36%     58.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11794     21.75%     80.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4838      8.92%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2965      5.47%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1754      3.23%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          825      1.52%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          272      0.50%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           86      0.16%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        54234                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     364.471810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    322.190597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    464.441575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           305     90.50%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           30      8.90%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.353134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.784210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              274     81.31%     81.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.89%     82.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58     17.21%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7864064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  353088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7922368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               362496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       821.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    827.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9577478000                       # Total gap between requests
system.mem_ctrls.avgGap                      73985.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      7860800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       353088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 340796.629872150603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 820751883.608762621880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36866176.607934407890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       123736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5664                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1379250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4607264000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 219401868000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27044.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     37234.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  38736205.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            192672900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            102392895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           435625680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           15002280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     756007200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3669127050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        587964480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5758792485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.279740                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1495857000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    319800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7761892500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            194586420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            103425135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           441701820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13796460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     756007200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3605782950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        641307840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5756607825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.051638                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1634540750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    319800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7623208750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9577549500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4642059                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4642068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4642059                       # number of overall hits
system.cpu.icache.overall_hits::total         4642068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           86                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           86                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6258000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6258000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6258000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6258000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4642145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4642156                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4642145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4642156                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72767.441860                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71113.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72767.441860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71113.636364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4063500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4063500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4063500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4063500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79676.470588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79676.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79676.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79676.470588                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4642059                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4642068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           86                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4642145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4642156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72767.441860                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71113.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4063500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4063500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79676.470588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79676.470588                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000539                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000519                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9284365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9284365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3266290                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3266290                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3266290                       # number of overall hits
system.cpu.dcache.overall_hits::total         3266290                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       380777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         380779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       380777                       # number of overall misses
system.cpu.dcache.overall_misses::total        380779                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16512802999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16512802999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16512802999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16512802999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3647067                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3647069                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3647067                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3647069                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.104406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.104407                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.104406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.104407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 43366.072528                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43365.844752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 43366.072528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43365.844752                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3339153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1090                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124189                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              27                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.887671                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    40.370370                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17284                       # number of writebacks
system.cpu.dcache.writebacks::total             17284                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        83207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        83207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        83207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        83207                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297570                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297570                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13238095999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13238095999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13238095999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13238095999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.081592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.081592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081592                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 44487.334069                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44487.334069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 44487.334069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44487.334069                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296545                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2692209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2692209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       380214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        380216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16505264000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16505264000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3072423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3072425                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.123751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.123751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 43410.458321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43410.229975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        83205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        83205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13231133500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13231133500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.096669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 44547.921107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44547.921107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          563                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7538999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7538999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13390.761989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13390.761989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6962499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6962499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12410.871658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12410.871658                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926049180842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.010546                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3555758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296545                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.990619                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.010546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          372                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7591707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7591707                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926111289984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57403                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831088                       # Number of bytes of host memory used
host_op_rate                                    93187                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   696.83                       # Real time elapsed on the host
host_tick_rate                               89131369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062109                       # Number of seconds simulated
sim_ticks                                 62109142000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       670088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1340221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13929723                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1575132                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15517975                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6808986                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13929723                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7120737                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15589484                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       915640                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46029173                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33156848                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1575132                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2458980                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50652301                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110274                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    116263547                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.413804                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.423203                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    102157064     87.87%     87.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4236923      3.64%     91.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3068770      2.64%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1683600      1.45%     95.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1220956      1.05%     96.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       754844      0.65%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       421743      0.36%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       260667      0.22%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2458980      2.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    116263547                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982685                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505967     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110274                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.140609                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.140609                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      96334759                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      120244331                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8467325                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15523771                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1579062                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2312849                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8748225                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518480                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3314307                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469424                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15589484                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10354793                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             111367915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        390352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               84463322                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3158124                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.125501                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11270789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6808987                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.679959                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    124217766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.072262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.531871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        101992101     82.11%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1741603      1.40%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1617616      1.30%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1877533      1.51%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1332706      1.07%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1051909      0.85%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2149111      1.73%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           542007      0.44%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11913180      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    124217766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23033                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23076                       # number of floating regfile writes
system.switch_cpus.idleCycles                     518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1919335                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8693335                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.658451                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12636431                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3312549                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6748047                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11191357                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       205542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4816293                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98762352                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9323882                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3650273                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81791693                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9221163                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1579062                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9290145                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       176102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       422585                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11921                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6081                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5652269                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2905851                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6081                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1384951                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       534384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85259684                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79835231                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676419                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57671270                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.642701                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               80315540                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        112628781                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67542147                       # number of integer regfile writes
system.switch_cpus.ipc                       0.241510                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.241510                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       823847      0.96%      0.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      71212315     83.35%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47544      0.06%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9871222     11.55%     95.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3439958      4.03%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        23983      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23090      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       85441959                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           47919                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95030                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45975                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59140                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1092619                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012788                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1022739     93.60%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          68661      6.28%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           373      0.03%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          732      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          114      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       85662812                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    296433892                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79789256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    149360949                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98762346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          85441959                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50652213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       334612                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     58142920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    124217766                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.687840                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.661431                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    100580772     80.97%     80.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4093350      3.30%     84.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4537248      3.65%     87.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3471049      2.79%     90.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3394907      2.73%     93.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3416603      2.75%     96.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2500031      2.01%     98.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1592311      1.28%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       631495      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    124217766                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.687837                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10354793                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1115458                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1063394                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11191357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4816293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32274297                       # number of misc regfile reads
system.switch_cpus.numCycles                124218284                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        27588179                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         176729                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9815392                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            964                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        387157                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     281106061                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112673706                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    141357958                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16111019                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       68056511                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1579062                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      69124114                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         79252023                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28232                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    166299041                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7712685                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            212567142                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           205574392                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       497257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         497257                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  62109142000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             295601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       395438                       # Transaction distribution
system.membus.trans_dist::CleanEvict           274648                       # Transaction distribution
system.membus.trans_dist::ReadExReq            374535                       # Transaction distribution
system.membus.trans_dist::ReadExResp           374535                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        295600                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2010357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2010357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2010357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     68196736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     68196736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                68196736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            670135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  670135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              670135                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3150283500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3717366750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  62109142000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  62109142000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  62109142000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  62109142000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       915021                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1074298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484580                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516824                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97343360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97343744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          987911                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25308032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1989321                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.249964                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.432992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1492062     75.00%     75.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 497259     25.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1989321                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1520992000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502110500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  62109142000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       331276                       # number of demand (read+write) hits
system.l2.demand_hits::total                   331276                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       331276                       # number of overall hits
system.l2.overall_hits::total                  331276                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       670128                       # number of demand (read+write) misses
system.l2.demand_misses::total                 670134                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       670128                       # number of overall misses
system.l2.overall_misses::total                670134                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  65643840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65644402000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       561500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  65643840500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65644402000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001410                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001410                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.669188                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.669190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.669188                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.669190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97957.167138                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97957.127977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97957.167138                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97957.127977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              395438                       # number of writebacks
system.l2.writebacks::total                    395438                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       670128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            670134                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       670128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           670134                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  58942540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  58943042000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  58942540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  58943042000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.669188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.669190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.669188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.669190                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87957.137293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87957.098133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87957.137293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87957.098133                       # average overall mshr miss latency
system.l2.replacements                         987911                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       519583                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           519583                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       519583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       519583                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       179431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        179431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       110045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110045                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       374535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              374535                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  37138592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37138592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.772906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.772906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99159.204080                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99159.204080                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       374535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         374535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  33393242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33393242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.772906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.772906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89159.204080                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89159.204080                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93583.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93583.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       501500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83583.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83583.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       221231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            221231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       295593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          295593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  28505248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28505248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.571941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.571941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96434.110415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96434.110415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       295593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       295593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  25549298000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25549298000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.571941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.571941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86434.042755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86434.042755                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  62109142000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1898238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    996103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.905664                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1348.204411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  6843.791943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.164576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.835424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17010447                       # Number of tag accesses
system.l2.tags.data_accesses                 17010447                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62109142000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     42888320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42888704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25308032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25308032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       670130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              670136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       395438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             395438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    690531516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             690537699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      407476761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            407476761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      407476761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    690531516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1098014460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    395289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    668646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000450238250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1647837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             371646                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      670135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     395438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    670135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   395438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1483                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18658808000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3343260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31196033000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27905.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46655.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   106802                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                18.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                670135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               395438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  482972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       883205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.096375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.331371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.782074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       772848     87.50%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96917     10.97%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6527      0.74%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3456      0.39%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1879      0.21%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          839      0.09%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          358      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          139      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          242      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       883205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.733472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.967326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.526025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          22638     93.89%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           241      1.00%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           185      0.77%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          166      0.69%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          177      0.73%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          132      0.55%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          123      0.51%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          105      0.44%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           92      0.38%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           68      0.28%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           63      0.26%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           34      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           25      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           15      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           10      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           10      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           11      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.395272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.374580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19153     79.44%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1545      6.41%     85.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2374      9.85%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              927      3.84%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              100      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42793728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   94912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25298560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42888640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25308032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       689.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       407.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    690.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    407.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   62108889500                       # Total gap between requests
system.mem_ctrls.avgGap                      58286.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     42793344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25298560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6182.664703370077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 689002337.208264827728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 407324255.099192976952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       670129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       395438                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       253750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  31195779250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1525503954500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42291.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46551.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3857757.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3109762740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1652862915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2352115920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1015963380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4902368640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27245458500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        906366720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41184898815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.105261                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2123667500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2073760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57911714500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3196399500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1698900060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2422066500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1047450420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4902368640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27296572680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        863323200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41427081000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        667.004561                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2010747250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2073760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  58024634750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    71686691500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14996842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14996851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14996842                       # number of overall hits
system.cpu.icache.overall_hits::total        14996851                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           96                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             98                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           96                       # number of overall misses
system.cpu.icache.overall_misses::total            98                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7141500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7141500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7141500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7141500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14996938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14996949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14996938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14996949                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74390.625000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72872.448980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74390.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72872.448980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           39                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4634000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4634000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81298.245614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81298.245614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81298.245614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81298.245614                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14996842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14996851                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           96                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7141500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7141500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14996938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14996949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74390.625000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72872.448980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4634000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4634000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81298.245614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81298.245614                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14996910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          254184.915254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29993957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29993957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12205174                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12205174                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12205174                       # number of overall hits
system.cpu.dcache.overall_hits::total        12205174                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1601754                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1601756                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1601754                       # number of overall misses
system.cpu.dcache.overall_misses::total       1601756                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  98373035497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98373035497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  98373035497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98373035497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13806928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13806930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13806928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13806930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.116011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.116011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116011                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61415.820093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61415.743407                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61415.820093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61415.743407                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10205672                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2253                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            321629                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              55                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.731193                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    40.963636                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       536867                       # number of writebacks
system.cpu.dcache.writebacks::total            536867                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       302780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       302780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       302780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       302780                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1298974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1298974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  84118494997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84118494997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  84118494997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84118494997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64757.643338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64757.643338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64757.643338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64757.643338                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297952                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10204591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10204591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1116608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1116610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  58640284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58640284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11321199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11321201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.098630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.098630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52516.446237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52516.352173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       302775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       302775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813833                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  44870947500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44870947500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55135.325675                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55135.325675                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  39732751497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  39732751497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81898.544968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81898.544968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  39247547497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39247547497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80899.259178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80899.259178                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926111289984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.079219                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13504150                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1298976                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.395997                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.079219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28912836                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28912836                       # Number of data accesses

---------- End Simulation Statistics   ----------
