# 100 Days of RTL
A tracker showing my progress with applying SystemVerilog fundamentals. My goal is to strengthen my skills for future projects!

| Day | Module             | Code          | Notes                  |
|-----|--------------------|---------------|------------------------|
| 1   | Mux                | [1](./day_1/) | [wires, regs & logic](./day_1/notes.txt) |
| 2   | FF                 | ... | ... |