// Seed: 710711200
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic id_2 = 1;
  logic id_3 = id_3;
  logic id_4;
  type_13(
      id_3, 1, 1
  );
  logic id_5;
  defparam id_6.id_7 = 1 & 1;
  logic id_8, id_9;
  assign id_1[1] = id_2;
endmodule
