:19:29 PDT 2017
[    0.000000] Boot CPU: AArch64 Processor [411fd071]
[    0.000000] efi: Getting EFI parameters from FDT:
[    0.000000] efi: UEFI not found.
[    0.000000] cma: Reserved 16 MiB at 0x00000000f5400000
[    0.000000] earlycon: uart0 at MMIO 0x0000000070006000 (options '115200n8')
[    0.000000] bootconsole [uart0] enabled
[    0.000000] NUMA: No NUMA configuration found
[    0.000000] NUMA: Faking a node at [mem 0x0000000000000000-0x000000013fffffff]
[    0.000000] NUMA: Adding memblock [0x80000000 - 0xf65fffff] on node 0
[    0.000000] NUMA: Adding memblock [0x100000000 - 0x13fffffff] on node 0
[    0.000000] NUMA: Initmem setup node 0 [mem 0x80000000-0x13fffffff]
[    0.000000] NUMA: NODE_DATA [mem 0x13ffa0d00-0x13ffa27ff]
[    0.000000] Zone ranges:
[    0.000000]   DMA      [mem 0x0000000080000000-0x00000000ffffffff]
[    0.000000]   Normal   [mem 0x0000000100000000-0x000000013fffffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000080000000-0x00000000f65fffff]
[    0.000000]   node   0: [mem 0x0000000100000000-0x000000013fffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000080000000-0x000000013fffffff]
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv1.0 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: MIGRATE_INFO_UP_CPU reported invalid physical ID (0x80000000)
[    0.000000] percpu: Embedded 24 pages/cpu @ffff8000bff3d000 s59904 r8192 d30208 u98304
[    0.000000] Detected PIPT I-cache on CPU0
[    0.000000] CPU features: enabling workaround for ARM erratum 832075
[    0.000000] CPU features: enabling workaround for ARM erratum 834220
[    0.000000] Built 1 zonelists in Node order, mobility grouping on.  Total pages: 735336
[    0.000000] Policy zone: Normal
[    0.000000] Kernel command line: cros_secure vpr=0x08000000@0xf6800000 earlycon
[    0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes)
[    0.000000] software IO TLB [mem 0xf1400000-0xf5400000] (64MB) mapped at [ffff800071400000-ffff8000753fffff]
[    0.000000] Memory: 2838628K/2988032K available (8828K kernel code, 1092K rwdata, 4256K rodata, 1088K init, 410K bss, 133020K reserved, 16384K cma-reserved)
[    0.000000] Virtual kernel memory layout:
[    0.000000]     modules : 0xffff000000000000 - 0xffff000008000000   (   128 MB)
[    0.000000]     vmalloc : 0xffff000008000000 - 0xffff7dffbfff0000   (129022 GB)
[    0.000000]       .text : 0xffff000008080000 - 0xffff000008920000   (  8832 KB)
[    0.000000]     .rodata : 0xffff000008920000 - 0xffff000008d50000   (  4288 KB)
[    0.000000]       .init : 0xffff000008d50000 - 0xffff000008e60000   (  1088 KB)
[    0.000000]       .data : 0xffff000008e60000 - 0xffff000008f71200   (  1093 KB)
[    0.000000]        .bss : 0xffff000008f71200 - 0xffff000008fd7b40   (   411 KB)
[    0.000000]     fixed   : 0xffff7dfffe7fd000 - 0xffff7dfffec00000   (  4108 KB)
[    0.000000]     PCI I/O : 0xffff7dfffee00000 - 0xffff7dffffe00000   (    16 MB)
[    0.000000]     vmemmap : 0xffff7e0000000000 - 0xffff800000000000   (  2048 GB maximum)
[    0.000000]               0xffff7e0000000000 - 0xffff7e0003000000   (    48 MB actual)
[    0.000000]     memory  : 0xffff800000000000 - 0xffff8000c0000000   (  3072 MB)
[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] 	RCU restricting CPUs from NR_CPUS=64 to nr_cpu_ids=4.
[    0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
[    0.000000] NR_IRQS:64 nr_irqs:64 0
[    0.000000] GIC: Using split EOI/Deactivate mode
[    0.000000] /interrupt-controller@60004000: 192 interrupts forwarded to /interrupt-controller@50041000
[    0.000000] boot misc0 0x0: expected 0x80000
[    0.000000]  (comparison mask = 0x400ffffb)
[    0.000000] boot misc2 0x1f720005: expected 0x1f720f05
[    0.000000]  (comparison mask = 0xffffff17)
[    0.000000] PLL_C already enabled. Postponing set full defaults
[    0.000000] PLL_DP already enabled. Postponing set full defaults
[    0.000000] boot misc0 0x0: expected 0x20
[    0.000000]  (comparison mask = 0x7ffffff)
[    0.000000] boot misc1 0x90000000: expected 0xc0000000
[    0.000000]  (comparison mask = 0xf8000000)
[    0.000000] boot misc2 0x0: expected 0xf400f0da
[    0.000000]  (comparison mask = 0xffffffff)
[    0.000000] boot misc3 0x8c8: expected 0x2004f400
[    0.000000]  (comparison mask = 0xffffffff)
[    0.000000] boot misc1 0x0: expected 0x20
[    0.000000]  (comparison mask = 0xffffff)
[    0.000000] PLL_X already enabled. Postponing set full defaults
[    0.000000] arch_timer: cp15 timer(s) running at 19.20MHz (phys).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x46d987e47, max_idle_ns: 440795202767 ns
[    0.000003] sched_clock: 56 bits at 19MHz, resolution 52ns, wraps every 4398046511078ns
[    0.008349] Console: colour dummy device 80x25
[    0.012919] console [tty0] enabled
[    0.016413] bootconsole [uart0] disabled
