--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 600 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.915ns.
--------------------------------------------------------------------------------
Slack:                  12.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.576ns (0.626 - 1.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X9Y36.D2       net (fanout=17)       3.083   tester/M_mode_q
    SLICE_X9Y36.D        Tilo                  0.259   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In1
    SLICE_X10Y30.C1      net (fanout=1)        1.214   tester/M_state_q_FSM_FFd2-In1
    SLICE_X10Y30.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In4
    SLICE_X10Y28.DX      net (fanout=1)        0.621   tester/M_state_q_FSM_FFd2-In
    SLICE_X10Y28.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.304ns (2.386ns logic, 4.918ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  12.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.574ns (0.628 - 1.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X9Y36.D2       net (fanout=17)       3.083   tester/M_mode_q
    SLICE_X9Y36.D        Tilo                  0.259   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In1
    SLICE_X10Y30.C1      net (fanout=1)        1.214   tester/M_state_q_FSM_FFd2-In1
    SLICE_X10Y30.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In4
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (2.386ns logic, 4.297ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  12.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 2)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.A5       net (fanout=17)       2.802   tester/M_mode_q
    SLICE_X8Y36.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In2
    SLICE_X8Y36.C1       net (fanout=1)        0.540   tester/M_state_q_FSM_FFd4-In2
    SLICE_X8Y36.CMUX     Tilo                  0.430   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_G
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.DX       net (fanout=3)        0.756   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (2.547ns logic, 4.098ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  12.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 2)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.B6       net (fanout=17)       2.629   tester/M_mode_q
    SLICE_X8Y36.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In1
    SLICE_X8Y36.D1       net (fanout=1)        0.598   tester/M_state_q_FSM_FFd4-In1
    SLICE_X8Y36.CMUX     Topdc                 0.456   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_F
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.DX       net (fanout=3)        0.756   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (2.573ns logic, 3.983ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  12.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.A5       net (fanout=17)       2.802   tester/M_mode_q
    SLICE_X8Y36.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In2
    SLICE_X8Y36.C1       net (fanout=1)        0.540   tester/M_state_q_FSM_FFd4-In2
    SLICE_X8Y36.CMUX     Tilo                  0.430   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_G
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.AX       net (fanout=3)        0.624   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (2.547ns logic, 3.966ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  12.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.A5       net (fanout=17)       2.802   tester/M_mode_q
    SLICE_X8Y36.A        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In2
    SLICE_X8Y36.C1       net (fanout=1)        0.540   tester/M_state_q_FSM_FFd4-In2
    SLICE_X8Y36.CMUX     Tilo                  0.430   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_G
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.BX       net (fanout=3)        0.559   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      6.448ns (2.547ns logic, 3.901ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.424ns (Levels of Logic = 2)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.B6       net (fanout=17)       2.629   tester/M_mode_q
    SLICE_X8Y36.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In1
    SLICE_X8Y36.D1       net (fanout=1)        0.598   tester/M_state_q_FSM_FFd4-In1
    SLICE_X8Y36.CMUX     Topdc                 0.456   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_F
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.AX       net (fanout=3)        0.624   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      6.424ns (2.573ns logic, 3.851ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  13.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.B6       net (fanout=17)       2.629   tester/M_mode_q
    SLICE_X8Y36.B        Tilo                  0.254   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In1
    SLICE_X8Y36.D1       net (fanout=1)        0.598   tester/M_state_q_FSM_FFd4-In1
    SLICE_X8Y36.CMUX     Topdc                 0.456   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_F
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.BX       net (fanout=3)        0.559   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (2.573ns logic, 3.786ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  13.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 1)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.C4       net (fanout=17)       2.885   tester/M_mode_q
    SLICE_X8Y36.CMUX     Tilo                  0.430   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_G
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.DX       net (fanout=3)        0.756   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (2.293ns logic, 3.641ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  13.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.D5       net (fanout=17)       2.794   tester/M_mode_q
    SLICE_X8Y36.CMUX     Topdc                 0.456   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_F
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.DX       net (fanout=3)        0.756   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.869ns (2.319ns logic, 3.550ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  13.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 1)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.C4       net (fanout=17)       2.885   tester/M_mode_q
    SLICE_X8Y36.CMUX     Tilo                  0.430   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_G
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.AX       net (fanout=3)        0.624   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (2.293ns logic, 3.509ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  13.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.C4       net (fanout=17)       2.885   tester/M_mode_q
    SLICE_X8Y36.CMUX     Tilo                  0.430   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_G
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.BX       net (fanout=3)        0.559   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (2.293ns logic, 3.444ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  13.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.D5       net (fanout=17)       2.794   tester/M_mode_q
    SLICE_X8Y36.CMUX     Topdc                 0.456   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_F
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.AX       net (fanout=3)        0.624   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (2.319ns logic, 3.418ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  13.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.672ns (Levels of Logic = 1)
  Clock Path Skew:      -0.583ns (0.712 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X8Y36.D5       net (fanout=17)       2.794   tester/M_mode_q
    SLICE_X8Y36.CMUX     Topdc                 0.456   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In5_F
                                                       tester/M_state_q_FSM_FFd4-In5
    SLICE_X8Y36.BX       net (fanout=3)        0.559   tester/M_state_q_FSM_FFd4-In
    SLICE_X8Y36.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.672ns (2.319ns logic, 3.353ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  14.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.190ns (Levels of Logic = 1)
  Clock Path Skew:      -0.574ns (0.628 - 1.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X11Y30.C5      net (fanout=17)       2.487   tester/M_mode_q
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.190ns (2.151ns logic, 3.039ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  14.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 1)
  Clock Path Skew:      -0.574ns (0.628 - 1.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X11Y30.C5      net (fanout=17)       2.487   tester/M_mode_q
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.BX      net (fanout=2)        0.492   tester/M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (2.151ns logic, 2.979ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  14.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.574ns (0.628 - 1.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X11Y30.C5      net (fanout=17)       2.487   tester/M_mode_q
    SLICE_X11Y30.CLK     Tas                   0.373   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (2.151ns logic, 2.487ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  14.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_26 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_26 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.525   tester/M_counter_q[26]
                                                       tester/M_counter_q_26
    SLICE_X10Y36.D4      net (fanout=9)        0.966   tester/M_counter_q[26]
    SLICE_X10Y36.D       Tilo                  0.235   tester/M_state_q_FSM_FFd2-In3
                                                       tester/M_state_q_FSM_FFd2-In31
    SLICE_X11Y30.D6      net (fanout=2)        0.622   tester/M_state_q_FSM_FFd2-In3
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.951ns (1.392ns logic, 3.559ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  15.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q_1 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   tester/M_mode_q_2
                                                       tester/M_mode_q_1
    SLICE_X10Y36.D3      net (fanout=3)        1.060   tester/M_mode_q_1
    SLICE_X10Y36.D       Tilo                  0.235   tester/M_state_q_FSM_FFd2-In3
                                                       tester/M_state_q_FSM_FFd2-In31
    SLICE_X11Y30.D6      net (fanout=2)        0.622   tester/M_state_q_FSM_FFd2-In3
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.950ns (1.297ns logic, 3.653ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  15.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.611ns (0.684 - 1.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   io_dip_16_IBUF
                                                       tester/M_mode_q
    SLICE_X18Y36.B3      net (fanout=17)       2.192   tester/M_mode_q
    SLICE_X18Y36.CLK     Tas                   0.349   tester/M_state_q_FSM_FFd1
                                                       tester/M_state_q_FSM_FFd1-In1
                                                       tester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (2.127ns logic, 2.192ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  15.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_counter_q_26 (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_counter_q_26 to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.CQ       Tcko                  0.525   tester/M_counter_q[26]
                                                       tester/M_counter_q_26
    SLICE_X10Y36.D4      net (fanout=9)        0.966   tester/M_counter_q[26]
    SLICE_X10Y36.D       Tilo                  0.235   tester/M_state_q_FSM_FFd2-In3
                                                       tester/M_state_q_FSM_FFd2-In31
    SLICE_X11Y30.D6      net (fanout=2)        0.622   tester/M_state_q_FSM_FFd2-In3
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.BX      net (fanout=2)        0.492   tester/M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (1.392ns logic, 3.499ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q_1 to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   tester/M_mode_q_2
                                                       tester/M_mode_q_1
    SLICE_X10Y36.D3      net (fanout=3)        1.060   tester/M_mode_q_1
    SLICE_X10Y36.D       Tilo                  0.235   tester/M_state_q_FSM_FFd2-In3
                                                       tester/M_state_q_FSM_FFd2-In31
    SLICE_X11Y30.D6      net (fanout=2)        0.622   tester/M_state_q_FSM_FFd2-In3
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.BX      net (fanout=2)        0.492   tester/M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.297ns logic, 3.593ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_s_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_s_q_0 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_s_q_0
    SLICE_X10Y28.C6      net (fanout=10)       0.820   tester/M_s_q_0
    SLICE_X10Y28.C       Tilo                  0.235   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D4      net (fanout=1)        0.657   tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.402ns logic, 3.448ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_s_q_0 (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_s_q_0 to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_s_q_0
    SLICE_X10Y28.C6      net (fanout=10)       0.820   tester/M_s_q_0
    SLICE_X10Y28.C       Tilo                  0.235   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D4      net (fanout=1)        0.657   tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.BX      net (fanout=2)        0.492   tester/M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (1.402ns logic, 3.388ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3_1 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3_1
    SLICE_X10Y36.D6      net (fanout=1)        0.807   tester/M_state_q_FSM_FFd3_1
    SLICE_X10Y36.D       Tilo                  0.235   tester/M_state_q_FSM_FFd2-In3
                                                       tester/M_state_q_FSM_FFd2-In31
    SLICE_X11Y30.D6      net (fanout=2)        0.622   tester/M_state_q_FSM_FFd2-In3
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (1.297ns logic, 3.400ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd3_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd3_1 to tester/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.BQ      Tcko                  0.430   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3_1
    SLICE_X10Y36.D6      net (fanout=1)        0.807   tester/M_state_q_FSM_FFd3_1
    SLICE_X10Y36.D       Tilo                  0.235   tester/M_state_q_FSM_FFd2-In3
                                                       tester/M_state_q_FSM_FFd2-In31
    SLICE_X11Y30.D6      net (fanout=2)        0.622   tester/M_state_q_FSM_FFd2-In3
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.BX      net (fanout=2)        0.492   tester/M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (1.297ns logic, 3.340ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  15.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd2_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd2_1 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.DQ      Tcko                  0.476   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_state_q_FSM_FFd2_1
    SLICE_X10Y28.C2      net (fanout=2)        0.507   tester/M_state_q_FSM_FFd2_1
    SLICE_X10Y28.C       Tilo                  0.235   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D4      net (fanout=1)        0.657   tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.343ns logic, 3.135ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q_1 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   tester/M_mode_q_2
                                                       tester/M_mode_q_1
    SLICE_X10Y28.C1      net (fanout=3)        0.551   tester/M_mode_q_1
    SLICE_X10Y28.C       Tilo                  0.235   tester/M_state_q_FSM_FFd2_1
                                                       tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D4      net (fanout=1)        0.657   tester/M_state_q_FSM_FFd3-In1
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.297ns logic, 3.179ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd4_1 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd4_1 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4_1
    SLICE_X10Y36.D5      net (fanout=2)        0.466   tester/M_state_q_FSM_FFd4_1
    SLICE_X10Y36.D       Tilo                  0.235   tester/M_state_q_FSM_FFd2-In3
                                                       tester/M_state_q_FSM_FFd2-In31
    SLICE_X11Y30.D6      net (fanout=2)        0.622   tester/M_state_q_FSM_FFd2-In3
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.392ns logic, 3.059ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_state_q_FSM_FFd4 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.716 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_state_q_FSM_FFd4 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.DQ       Tcko                  0.525   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4
    SLICE_X11Y30.D2      net (fanout=20)       1.322   M_state_q_FSM_FFd4
    SLICE_X11Y30.D       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X11Y30.C1      net (fanout=1)        1.419   tester/M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.C       Tilo                  0.259   tester/M_state_q_FSM_FFd3_2
                                                       tester/M_state_q_FSM_FFd3-In3
    SLICE_X10Y30.DX      net (fanout=2)        0.552   tester/M_state_q_FSM_FFd3-In
    SLICE_X10Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.157ns logic, 3.293ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_16_IBUF/CLK0
  Logical resource: tester/M_mode_q/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_16_IBUF/SR
  Logical resource: tester/M_mode_q/SR
  Location pin: ILOGIC_X12Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: tester/M_test_q/CLK0
  Logical resource: tester/M_test_q/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: tester/M_test_q/SR
  Logical resource: tester/M_test_q/SR
  Location pin: ILOGIC_X12Y20.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_0/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_1/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_2/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[3]/CLK
  Logical resource: tester/M_counter_q_3/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_4/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_5/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_6/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[7]/CLK
  Logical resource: tester/M_counter_q_7/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_8/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_9/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_10/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[11]/CLK
  Logical resource: tester/M_counter_q_11/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_12/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_13/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_14/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[15]/CLK
  Logical resource: tester/M_counter_q_15/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_16/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_17/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_18/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[19]/CLK
  Logical resource: tester/M_counter_q_19/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_20/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_21/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_22/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[23]/CLK
  Logical resource: tester/M_counter_q_23/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_counter_q[26]/CLK
  Logical resource: tester/M_counter_q_24/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.915|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 600 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   7.915ns{1}   (Maximum frequency: 126.342MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 01 21:25:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



