Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: maquina_lavar.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "maquina_lavar.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "maquina_lavar"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : maquina_lavar
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/logica/Circuito_Maquina_Lavar/Maquina_Lavar.vhd" in Library work.
Architecture arq of Entity maquina_lavar is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <maquina_lavar> in library <work> (architecture <arq>) with generics.
	timer = 12500000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <maquina_lavar> in library <work> (Architecture <arq>).
	timer = 12500000
INFO:Xst:2679 - Register <k> in unit <maquina_lavar> has a constant value of 00000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <j> in unit <maquina_lavar> has a constant value of 00000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <maquina_lavar> analyzed. Unit <maquina_lavar> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <maquina_lavar>.
    Related source file is "C:/logica/Circuito_Maquina_Lavar/Maquina_Lavar.vhd".
WARNING:Xst:646 - Signal <clockestado3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <v_clk2> equivalent to <clockestado2> has been removed
    Register <led1> equivalent to <led> has been removed
    Found finite state machine <FSM_0> for signal <pr_st>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | pr_st$cmp_ge0000          (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | estado_a                                       |
    | Power Up State     | estado_a                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <led> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <led> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <a>.
    Using one-hot encoding for signal <led>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <led> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <led> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <led> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <led> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <clockestado1>.
    Found 1-bit register for signal <clockestado2>.
    Found 24-bit up counter for signal <count>.
    Found 26-bit up counter for signal <i>.
    Found 7-bit register for signal <led>.
    Found 24-bit adder for signal <pr_st$addsub0000> created at line 28.
    Found 24-bit comparator greatequal for signal <pr_st$cmp_ge0000> created at line 29.
    Found 1-bit register for signal <v_clk1>.
    Found 26-bit adder for signal <v_clk1$add0000> created at line 74.
    Found 1-bit register for signal <v_clk3>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <maquina_lavar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 1
 26-bit adder                                          : 1
# Counters                                             : 2
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 3
 7-bit register                                        : 1
# Comparators                                          : 1
 24-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pr_st/FSM> on signal <pr_st[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 estado_a | 00
 estado_b | 01
 estado_c | 11
----------------------
WARNING:Xst:1293 - FF/Latch <led_0> has a constant value of 1 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_1> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_2> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_3> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_4> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_5> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_6> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clockestado2> (without init value) has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 1
 26-bit adder                                          : 1
# Counters                                             : 2
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 1
 24-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <led_0> has a constant value of 1 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_1> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_2> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_3> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_4> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_5> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_6> has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clockestado2> (without init value) has a constant value of 0 in block <maquina_lavar>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <maquina_lavar> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block maquina_lavar, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : maquina_lavar.ngr
Top Level Output File Name         : maquina_lavar
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 359
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 77
#      LUT2                        : 29
#      LUT3                        : 25
#      LUT4                        : 9
#      MUXCY                       : 113
#      VCC                         : 1
#      XORCY                       : 95
# FlipFlops/Latches                : 54
#      FDC                         : 50
#      FDCE                        : 3
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       76  out of    960     7%  
 Number of Slice Flip Flops:             54  out of   1920     2%  
 Number of 4 input LUTs:                149  out of   1920     7%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     83    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 53    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.333ns (Maximum Frequency: 88.241MHz)
   Minimum input arrival time before clock: 4.166ns
   Maximum output required time after clock: 5.609ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.333ns (frequency: 88.241MHz)
  Total number of paths / destination ports: 103392 / 56
-------------------------------------------------------------------------
Delay:               11.333ns (Levels of Logic = 51)
  Source:            count_1 (FF)
  Destination:       count_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_1 to count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  count_1 (count_1)
     LUT1:I0->O            1   0.704   0.000  Madd_pr_st_addsub0000_cy<1>_rt (Madd_pr_st_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_pr_st_addsub0000_cy<1> (Madd_pr_st_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<2> (Madd_pr_st_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<3> (Madd_pr_st_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<4> (Madd_pr_st_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<5> (Madd_pr_st_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<6> (Madd_pr_st_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<7> (Madd_pr_st_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<8> (Madd_pr_st_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<9> (Madd_pr_st_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<10> (Madd_pr_st_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<11> (Madd_pr_st_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<12> (Madd_pr_st_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<13> (Madd_pr_st_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<14> (Madd_pr_st_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<15> (Madd_pr_st_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<16> (Madd_pr_st_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<17> (Madd_pr_st_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<18> (Madd_pr_st_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<19> (Madd_pr_st_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<20> (Madd_pr_st_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pr_st_addsub0000_cy<21> (Madd_pr_st_addsub0000_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  Madd_pr_st_addsub0000_cy<22> (Madd_pr_st_addsub0000_cy<22>)
     XORCY:CI->O           1   0.804   0.595  Madd_pr_st_addsub0000_xor<23> (pr_st_addsub0000<23>)
     LUT1:I0->O            1   0.704   0.000  Mcompar_pr_st_cmp_ge0000_cy<9>_rt (Mcompar_pr_st_cmp_ge0000_cy<9>_rt)
     MUXCY:S->O           27   0.736   1.296  Mcompar_pr_st_cmp_ge0000_cy<9> (pr_st_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  Mcount_count_lut<0> (Mcount_count_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<15> (Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<16> (Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<17> (Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<18> (Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<19> (Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<20> (Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<21> (Mcount_count_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_count_cy<22> (Mcount_count_cy<22>)
     XORCY:CI->O           1   0.804   0.000  Mcount_count_xor<23> (Mcount_count23)
     FDC:D                     0.308          count_23
    ----------------------------------------
    Total                     11.333ns (8.820ns logic, 2.513ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.166ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       clockestado1 (FF)
  Destination Clock: clk rising

  Data Path: rst to clockestado1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            54   1.218   1.269  rst_IBUF (rst_IBUF)
     INV:I->O              1   0.704   0.420  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.555          clockestado1
    ----------------------------------------
    Total                      4.166ns (2.477ns logic, 1.689ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              5.609ns (Levels of Logic = 2)
  Source:            pr_st_FSM_FFd2 (FF)
  Destination:       y<0> (PAD)
  Source Clock:      clk rising

  Data Path: pr_st_FSM_FFd2 to y<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  pr_st_FSM_FFd2 (pr_st_FSM_FFd2)
     LUT3:I0->O            1   0.704   0.420  y_0_mux00091 (y_0_OBUF)
     OBUF:I->O                 3.272          y_0_OBUF (y<0>)
    ----------------------------------------
    Total                      5.609ns (4.567ns logic, 1.042ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.33 secs
 
--> 

Total memory usage is 359684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    5 (   0 filtered)

