// Author: Karac V. Thweatt

// disasm_test.fx
//
// Test suite for disasm.fx / disasm_x86-64.fx.
//
// Each test case is a known x86-64 byte sequence whose correct length is
// established from the Intel SDM or objdump.  We call disasm::insn_len()
// on a pointer to each sequence and compare the result to the expected
// length, printing PASS or FAIL for each case.
//
// Compile and run:
//   fxc disasm_test.fx -o disasm_test.exe
//   .\disasm_test.exe
//
// Expected output: all lines ending in PASS, exit code 0.
// Any FAIL line indicates a length decoder bug.

#import <standard.fx>, <disasm.fx>, <ffifio.fx>, <file_object_raw.fx>;

using standard::io::console;
using standard::io::file;

// ============================================================================
// Test infrastructure
// ============================================================================

int g_pass, g_fail;

def check(byte* lx, int got, int expected) -> void
{
    if (got == expected)
    {
        print("  PASS  ");
        println(lx);
        g_pass = g_pass + 1;
    }
    else
    {
        print("  FAIL  ");
        print(lx);
        print("  (expected ");
        print(expected);
        print(", got ");
        print(got);
        println(")");
        g_fail = g_fail + 1;
    };
};

// ============================================================================
// PE .text section disassembler dump
//
// Reads a PE32+ (x86-64) executable from disk, locates the .text section,
// and walks it with disasm::insn_len, printing each instruction's file
// offset, virtual address, byte count, and raw hex bytes.
// ============================================================================

// print_hex_byte: print a single byte as two uppercase hex digits
def print_hex_byte(byte b) -> void
{
    byte[16] nibbles = ['0','1','2','3','4','5','6','7',
                        '8','9','A','B','C','D','E','F'];
    int hi = ((int)b >> 4) & 0xF;
    int lo = (int)b & 0xF;
    print(nibbles[hi]);
    print(nibbles[lo]);
};

// print_hex32: print a 32-bit value as 8 uppercase hex digits
def print_hex32(int v) -> void
{
    byte[9] buf;
    buf[8] = (byte)0;
    int i = 7;
    int nib;
    while (i >= 0)
    {
        nib = v & 0xF;
        if (nib < 10) { buf[i] = (byte)(nib + (int)'0'); }
        else          { buf[i] = (byte)(nib - 10 + (int)'A'); };
        v = (int)((u32)v >> 4);
        i = i - 1;
    };
    println(buf);
};

// print_hex64: print a 64-bit value as 16 uppercase hex digits
def print_hex64(long v) -> void
{
    // print high 32 bits then low 32 bits
    print_hex32((int)((u64)v >> 32));
    print_hex32((int)(v & (long)0xFFFFFFFF));
};

// dump_exe_disasm: open the PE at 'path', find .text, disassemble it
def dump_exe_disasm(byte* path) -> void
{
    println("\n--- PE .text disassembly ---");
    print("File: ");
    println(path);

    // Open and read whole file
    file f(path, "rb");
    if (!f.is_open())
    {
        println("ERROR: could not open file.");
        return;
    };

    int fsize = f.get_size();
    if (fsize < 64)
    {
        println("ERROR: file too small to be a PE.");
        f.close();
        return;
    };

    byte* buf = (byte*)fmalloc((u64)fsize + 1);
    if (buf == (byte*)0)
    {
        println("ERROR: allocation failed.");
        f.close();
        return;
    };

    int nread = f.read_bytes(buf, fsize);
    f.close();

    if (nread < 64)
    {
        println("ERROR: read failed.");
        ffree((u64)buf);
        return;
    };

    // ----------------------------------------------------------------
    // Parse IMAGE_DOS_HEADER: e_magic at offset 0, e_lfanew at offset 60
    // ----------------------------------------------------------------
    // e_magic == 0x5A4D ("MZ")
    int e_magic = (int)(buf[0]) | ((int)(buf[1]) << 8);
    if (e_magic != 0x5A4D)
    {
        println("ERROR: not a valid PE (bad MZ signature).");
        ffree((u64)buf);
        return;
    };

    // e_lfanew is a 32-bit signed int at offset 60
    int pe_off = (int)(buf[60])
               | ((int)(buf[61]) << 8)
               | ((int)(buf[62]) << 16)
               | ((int)(buf[63]) << 24);

    if (pe_off < 0 | pe_off + 24 > fsize)
    {
        println("ERROR: e_lfanew out of range.");
        ffree((u64)buf);
        return;
    };

    // ----------------------------------------------------------------
    // Parse IMAGE_NT_HEADERS:
    //   Signature     at pe_off+0  (4 bytes, "PE\0\0" = 0x00004550)
    //   Machine       at pe_off+4  (2 bytes)
    //   NumSections   at pe_off+6  (2 bytes)
    //   SizeOfOptHdr  at pe_off+20 (2 bytes)
    // ----------------------------------------------------------------
    // Use a base pointer at pe_off to avoid i32 GEP issues with large offsets
    byte* pe_buf = (byte*)((u64)buf + (u64)pe_off);

    int sig = (int)(pe_buf[0])
            | ((int)(pe_buf[1]) << 8)
            | ((int)(pe_buf[2]) << 16)
            | ((int)(pe_buf[3]) << 24);
    if (sig != 0x00004550)
    {
        println("ERROR: bad PE signature.");
        ffree((u64)buf);
        return;
    };

    int num_sections  = (int)(pe_buf[6])
                      | ((int)(pe_buf[7]) << 8);
    int opt_hdr_size  = (int)(pe_buf[20])
                      | ((int)(pe_buf[21]) << 8);

    // Optional header magic (PE32+ = 0x20B) at pe_off+24
    int opt_magic = (int)(pe_buf[24])
                  | ((int)(pe_buf[25]) << 8);

    long image_base = 0;
    if (opt_magic == 0x20B)
    {
        // PE32+
        image_base = (long)(pe_buf[48])
                   | ((long)(pe_buf[49]) << 8)
                   | ((long)(pe_buf[50]) << 16)
                   | ((long)(pe_buf[51]) << 24)
                   | ((long)(pe_buf[52]) << 32)
                   | ((long)(pe_buf[53]) << 40)
                   | ((long)(pe_buf[54]) << 48)
                   | ((long)(pe_buf[55]) << 56);
    }
    else
    {
        // PE32
        image_base = (long)(pe_buf[52])
                   | ((long)(pe_buf[53]) << 8)
                   | ((long)(pe_buf[54]) << 16)
                   | ((long)(pe_buf[55]) << 24);
    };

    // ----------------------------------------------------------------
    // Section table starts at pe_off + 4 (COFF header) + 20 (COFF fields)
    //                                   + opt_hdr_size
    // Each IMAGE_SECTION_HEADER is 40 bytes:
    //   Name           [0..7]   8 bytes
    //   VirtualSize    [8..11]  4 bytes
    //   VirtualAddress [12..15] 4 bytes
    //   SizeOfRawData  [16..19] 4 bytes
    //   PointerToRawData [20..23] 4 bytes
    // ----------------------------------------------------------------
    int sec_table_off = pe_off + 4 + 20 + opt_hdr_size;
    byte* sec_buf = (byte*)((u64)buf + (u64)sec_table_off);

    int text_raw_off   = -1;
    int text_raw_size  = 0;
    int text_virt_addr = 0;
    int text_virt_size = 0;

    int si = 0;
    int sh;
    int dni;
    byte* shp;
    while (si < num_sections)
    {
        sh = si * 40;
        shp = (byte*)((u64)sec_buf + (u64)sh);
        if ((sec_table_off + sh + 40) > fsize) { break; };

        // DEBUG: print section name
        print("  section["); print(si); print("] name: ");
        dni = 0;
        while (dni < 8 & shp[dni] != (byte)0) { print(shp[dni]); dni = dni + 1; };
        println("");

        // Check name == ".text\0\0\0"
        if (shp[0] == '.'  &
            shp[1] == 't'  &
            shp[2] == 'e'  &
            shp[3] == 'x'  &
            shp[4] == 't'  &
            shp[5] == (byte)0)
        {
            text_virt_size  = (int)(shp[8])
                            | ((int)(shp[ 9]) << 8)
                            | ((int)(shp[10]) << 16)
                            | ((int)(shp[11]) << 24);
            text_virt_addr  = (int)(shp[12])
                            | ((int)(shp[13]) << 8)
                            | ((int)(shp[14]) << 16)
                            | ((int)(shp[15]) << 24);
            text_raw_size   = (int)(shp[16])
                            | ((int)(shp[17]) << 8)
                            | ((int)(shp[18]) << 16)
                            | ((int)(shp[19]) << 24);
            text_raw_off    = (int)(shp[20])
                            | ((int)(shp[21]) << 8)
                            | ((int)(shp[22]) << 16)
                            | ((int)(shp[23]) << 24);
        };

        si = si + 1;
    };

    if (text_raw_off < 0)
    {
        println("ERROR: .text section not found.");
        ffree((u64)buf);
        return;
    };

    if (text_raw_off + text_raw_size > fsize)
    {
        println("ERROR: .text section extends beyond file.");
        ffree((u64)buf);
        return;
    };

    print("ImageBase:      0x"); print_hex64(image_base); println("");
    print(".text VMA:      0x"); print_hex32(text_virt_addr); println("");
    print(".text raw off:  0x"); print_hex32(text_raw_off); println("");
    print(".text raw size: 0x"); print_hex32(text_raw_size); println("");
    println("");

    // ----------------------------------------------------------------
    // Walk .text and disassemble
    // Format per line:
    //   +XXXXXXXX  VA:XXXXXXXX  <len>  XX XX XX ...
    // ----------------------------------------------------------------
    byte* text_ptr = (byte*)((u64)buf + (u64)text_raw_off);
    int   text_len = text_raw_size;
    // Clamp to virtual size if smaller (padding zeros aren't real code)
    if (text_virt_size > 0 & text_virt_size < text_raw_size)
    {
        text_len = text_virt_size;
    };

    int pos = 0;
    int insn_count = 0;
    int len;
    int bi;
    while (pos < text_len)
    {
        len = disasm::insn_len((byte*)((u64)text_ptr + (u64)pos));
        if (len <= 0) { len = 1; };

        // Guard against running off the end
        if (pos + len > text_len)
        {
            len = text_len - pos;
        };

        // file offset
        print("+");
        print_hex32(text_raw_off + pos);
        print("  VA:");
        print_hex32(text_virt_addr + pos);
        print("  [");
        print(len);
        print("]  ");

        // hex bytes
        bi = 0;
        while (bi < len)
        {
            print_hex_byte(((byte*)((u64)text_ptr + (u64)pos))[bi]);
            if (bi < len - 1) { print(" "); };
            bi = bi + 1;
        };
        println("");

        pos = pos + len;
        insn_count = insn_count + 1;
    };

    println("");
    print("Instructions decoded: ");
    println(insn_count);

    ffree((u64)buf);
};

// ============================================================================
// main
// ============================================================================

def main(int argc, byte** argv) -> int
{
    println("disasm_x86-64 length decoder test\n");

    // -----------------------------------------------------------------------
    // Group 1: single-byte no-operand instructions
    // -----------------------------------------------------------------------
    println("--- Single-byte instructions ---");

    // NOP  90
    byte[1] t_nop = [0x90];
    check("NOP (90)", disasm::insn_len(@t_nop[0]), 1);

    // RET  C3
    byte[1] t_ret = [0xC3];
    check("RET (C3)", disasm::insn_len(@t_ret[0]), 1);

    // PUSH rbx  53
    byte[1] t_push_rbx = [0x53];
    check("PUSH RBX (53)", disasm::insn_len(@t_push_rbx[0]), 1);

    // POP  rdi  5F
    byte[1] t_pop_rdi = [0x5F];
    check("POP RDI (5F)", disasm::insn_len(@t_pop_rdi[0]), 1);

    // INT3  CC
    byte[1] t_int3 = [0xCC];
    check("INT3 (CC)", disasm::insn_len(@t_int3[0]), 1);

    // HLT  F4
    byte[1] t_hlt = [0xF4];
    check("HLT (F4)", disasm::insn_len(@t_hlt[0]), 1);

    // CLD  FC
    byte[1] t_cld = [0xFC];
    check("CLD (FC)", disasm::insn_len(@t_cld[0]), 1);

    // STD  FD
    byte[1] t_std = [0xFD];
    check("STD (FD)", disasm::insn_len(@t_std[0]), 1);

    // SYSCALL  0F 05
    byte[2] t_syscall = [0x0F, 0x05];
    check("SYSCALL (0F 05)", disasm::insn_len(@t_syscall[0]), 2);

    // UD2  0F 0B
    byte[2] t_ud2 = [0x0F, 0x0B];
    check("UD2 (0F 0B)", disasm::insn_len(@t_ud2[0]), 2);

    // RDTSC  0F 31
    byte[2] t_rdtsc = [0x0F, 0x31];
    check("RDTSC (0F 31)", disasm::insn_len(@t_rdtsc[0]), 2);

    // CPUID  0F A2
    byte[2] t_cpuid = [0x0F, 0xA2];
    check("CPUID (0F A2)", disasm::insn_len(@t_cpuid[0]), 2);

    // -----------------------------------------------------------------------
    // Group 2: ModRM-only, no immediate, no prefix
    // -----------------------------------------------------------------------
    println("\n--- ModRM, no immediate ---");

    // ADD  rax, rcx    03 C1          (mod=11 rm=1 reg=0)
    byte[2] t_add_rr = [0x03, 0xC1];
    check("ADD eax,ecx (03 C1)", disasm::insn_len(@t_add_rr[0]), 2);

    // MOV  [rax], rbx  48 89 18       REX.W + 89 /r  mod=00 rm=0 reg=3
    byte[3] t_mov_mem = [0x48, 0x89, 0x18];
    check("MOV [rax],rbx (48 89 18)", disasm::insn_len(@t_mov_mem[0]), 3);

    // MOV  rax, [rcx+8]  48 8B 41 08  REX.W + 8B /r  mod=01 rm=1 reg=0 disp8=08
    byte[4] t_mov_disp8 = [0x48, 0x8B, 0x41, 0x08];
    check("MOV rax,[rcx+8] (48 8B 41 08)", disasm::insn_len(@t_mov_disp8[0]), 4);

    // MOV  rax, [rcx+0x12345678]  48 8B 81 78 56 34 12  mod=10 disp32
    byte[7] t_mov_disp32 = [0x48, 0x8B, 0x81, 0x78, 0x56, 0x34, 0x12];
    check("MOV rax,[rcx+disp32] (48 8B 81 ...)", disasm::insn_len(@t_mov_disp32[0]), 7);

    // PUSH  qword [rsp+0x20]  FF 74 24 20   mod=01 rm=4(SIB) SIB=24 disp8=20
    byte[4] t_push_mem = [0xFF, 0x74, 0x24, 0x20];
    check("PUSH [rsp+0x20] (FF 74 24 20)", disasm::insn_len(@t_push_mem[0]), 4);

    // CALL  [rax]   FF 10   mod=00 rm=0 reg=2
    byte[2] t_call_mem = [0xFF, 0x10];
    check("CALL [rax] (FF 10)", disasm::insn_len(@t_call_mem[0]), 2);

    // JMP   rax    FF E0   mod=11 rm=0 reg=4
    byte[2] t_jmp_reg = [0xFF, 0xE0];
    check("JMP rax (FF E0)", disasm::insn_len(@t_jmp_reg[0]), 2);

    // CMP  [rip+disp32], rax   48 39 05 xx xx xx xx   mod=00 rm=5 (RIP-rel) disp32
    byte[7] t_cmp_rip = [0x48, 0x39, 0x05, 0x11, 0x22, 0x33, 0x44];
    check("CMP [rip+d32],rax (48 39 05 ...)", disasm::insn_len(@t_cmp_rip[0]), 7);

    // -----------------------------------------------------------------------
    // Group 3: immediate instructions
    // -----------------------------------------------------------------------
    println("\n--- Immediate instructions ---");

    // MOV  eax, 0x12345678   B8 78 56 34 12   (no REX)
    byte[5] t_mov_imm32 = [0xB8, 0x78, 0x56, 0x34, 0x12];
    check("MOV eax,imm32 (B8 ...)", disasm::insn_len(@t_mov_imm32[0]), 5);

    // MOV  rax, 0x123456789ABCDEF0  48 B8 F0 DE BC 9A 78 56 34 12  (REX.W + B8)
    byte[10] t_mov_imm64 = [0x48, 0xB8, 0xF0, 0xDE, 0xBC, 0x9A, 0x78, 0x56, 0x34, 0x12];
    check("MOV rax,imm64 (48 B8 ...)", disasm::insn_len(@t_mov_imm64[0]), 10);

    // PUSH  imm8    6A 42
    byte[2] t_push_imm8 = [0x6A, 0x42];
    check("PUSH imm8 (6A 42)", disasm::insn_len(@t_push_imm8[0]), 2);

    // PUSH  imm32   68 78 56 34 12
    byte[5] t_push_imm32 = [0x68, 0x78, 0x56, 0x34, 0x12];
    check("PUSH imm32 (68 ...)", disasm::insn_len(@t_push_imm32[0]), 5);

    // ADD  eax, imm32   81 C0 78 56 34 12   mod=11 rm=0 reg=0
    byte[6] t_add_imm32 = [0x81, 0xC0, 0x78, 0x56, 0x34, 0x12];
    check("ADD eax,imm32 (81 C0 ...)", disasm::insn_len(@t_add_imm32[0]), 6);

    // ADD  eax, imm8   83 C0 01   (sign-extended)
    byte[3] t_add_imm8 = [0x83, 0xC0, 0x01];
    check("ADD eax,imm8 (83 C0 01)", disasm::insn_len(@t_add_imm8[0]), 3);

    // ADD  rax, imm8   48 83 C0 01   REX.W + 83 /0
    byte[4] t_add64_imm8 = [0x48, 0x83, 0xC0, 0x01];
    check("ADD rax,imm8 (48 83 C0 01)", disasm::insn_len(@t_add64_imm8[0]), 4);

    // CMP  rax, imm32 (sign-extended)  48 81 F8 00 10 00 00
    byte[7] t_cmp_imm32 = [0x48, 0x81, 0xF8, 0x00, 0x10, 0x00, 0x00];
    check("CMP rax,imm32 (48 81 F8 ...)", disasm::insn_len(@t_cmp_imm32[0]), 7);

    // CALL  rel32   E8 xx xx xx xx
    byte[5] t_call_rel32 = [0xE8, 0x11, 0x22, 0x33, 0x44];
    check("CALL rel32 (E8 ...)", disasm::insn_len(@t_call_rel32[0]), 5);

    // JMP   rel32   E9 xx xx xx xx
    byte[5] t_jmp_rel32 = [0xE9, 0x11, 0x22, 0x33, 0x44];
    check("JMP rel32 (E9 ...)", disasm::insn_len(@t_jmp_rel32[0]), 5);

    // JMP   rel8    EB xx
    byte[2] t_jmp_rel8 = [0xEB, 0x10];
    check("JMP rel8 (EB 10)", disasm::insn_len(@t_jmp_rel8[0]), 2);

    // JZ    rel8    74 xx
    byte[2] t_jz_rel8 = [0x74, 0x05];
    check("JZ rel8 (74 05)", disasm::insn_len(@t_jz_rel8[0]), 2);

    // JNZ   rel32   0F 85 xx xx xx xx
    byte[6] t_jnz_rel32 = [0x0F, 0x85, 0x11, 0x22, 0x33, 0x44];
    check("JNZ rel32 (0F 85 ...)", disasm::insn_len(@t_jnz_rel32[0]), 6);

    // JE    rel32   0F 84 xx xx xx xx
    byte[6] t_je_rel32 = [0x0F, 0x84, 0x11, 0x22, 0x33, 0x44];
    check("JE rel32 (0F 84 ...)", disasm::insn_len(@t_je_rel32[0]), 6);

    // -----------------------------------------------------------------------
    // Group 4: F6/F7 TEST with immediate
    // -----------------------------------------------------------------------
    println("\n--- F6/F7 TEST ---");

    // TEST  al, imm8   F6 C0 FF   mod=11 rm=0 reg=0
    byte[3] t_test_al = [0xF6, 0xC0, 0xFF];
    check("TEST al,imm8 (F6 C0 FF)", disasm::insn_len(@t_test_al[0]), 3);

    // TEST  eax, imm32   F7 C0 FF FF FF 7F
    byte[6] t_test_eax = [0xF7, 0xC0, 0xFF, 0xFF, 0xFF, 0x7F];
    check("TEST eax,imm32 (F7 C0 ...)", disasm::insn_len(@t_test_eax[0]), 6);

    // TEST  rax, imm32 (sign-ext)  48 F7 C0 FF FF FF 7F
    byte[7] t_test_rax = [0x48, 0xF7, 0xC0, 0xFF, 0xFF, 0xFF, 0x7F];
    check("TEST rax,imm32 (48 F7 C0 ...)", disasm::insn_len(@t_test_rax[0]), 7);

    // NEG   rax   48 F7 D8   mod=11 rm=0 reg=3 (no imm)
    byte[3] t_neg_rax = [0x48, 0xF7, 0xD8];
    check("NEG rax (48 F7 D8)", disasm::insn_len(@t_neg_rax[0]), 3);

    // IDIV  rcx   48 F7 F9   mod=11 rm=1 reg=7 (no imm)
    byte[3] t_idiv_rcx = [0x48, 0xF7, 0xF9];
    check("IDIV rcx (48 F7 F9)", disasm::insn_len(@t_idiv_rcx[0]), 3);

    // -----------------------------------------------------------------------
    // Group 5: MOV r/m, imm (C6/C7)
    // -----------------------------------------------------------------------
    println("\n--- MOV r/m,imm (C6/C7) ---");

    // MOV  byte [rax], 0x42   C6 00 42   mod=00 rm=0 reg=0
    byte[3] t_mov_byte_mem = [0xC6, 0x00, 0x42];
    check("MOV byte [rax],imm8 (C6 00 42)", disasm::insn_len(@t_mov_byte_mem[0]), 3);

    // MOV  [rax], 0x12345678   C7 00 78 56 34 12
    byte[6] t_mov_dword_mem = [0xC7, 0x00, 0x78, 0x56, 0x34, 0x12];
    check("MOV [rax],imm32 (C7 00 ...)", disasm::insn_len(@t_mov_dword_mem[0]), 6);

    // MOV  qword [rax], 0x12345678   48 C7 00 78 56 34 12
    byte[7] t_mov_qword_mem = [0x48, 0xC7, 0x00, 0x78, 0x56, 0x34, 0x12];
    check("MOV qword [rax],imm32 (48 C7 00 ...)", disasm::insn_len(@t_mov_qword_mem[0]), 7);

    // MOV  dword [rax+8], 1   C7 40 08 01 00 00 00   mod=01 rm=0 disp8 + imm32
    byte[7] t_mov_disp_imm = [0xC7, 0x40, 0x08, 0x01, 0x00, 0x00, 0x00];
    check("MOV [rax+8],1 (C7 40 08 ...)", disasm::insn_len(@t_mov_disp_imm[0]), 7);

    // -----------------------------------------------------------------------
    // Group 6: SIB byte
    // -----------------------------------------------------------------------
    println("\n--- SIB byte ---");

    // MOV  eax, [rax+rcx*4]   8B 04 88   mod=00 rm=4 SIB=(rax+rcx*4)
    byte[3] t_sib_no_disp = [0x8B, 0x04, 0x88];
    check("MOV eax,[rax+rcx*4] (8B 04 88)", disasm::insn_len(@t_sib_no_disp[0]), 3);

    // MOV  eax, [rax+rcx*4+8]  8B 44 88 08  mod=01 SIB disp8
    byte[4] t_sib_disp8 = [0x8B, 0x44, 0x88, 0x08];
    check("MOV eax,[rax+rcx*4+8] (8B 44 88 08)", disasm::insn_len(@t_sib_disp8[0]), 4);

    // MOV  rax, [rsp+0x28]   48 8B 44 24 28  REX.W + SIB=(rsp+0) disp8
    byte[5] t_rsp_disp8 = [0x48, 0x8B, 0x44, 0x24, 0x28];
    check("MOV rax,[rsp+0x28] (48 8B 44 24 28)", disasm::insn_len(@t_rsp_disp8[0]), 5);

    // -----------------------------------------------------------------------
    // Group 7: shift / rotate (C0/C1 with imm8)
    // -----------------------------------------------------------------------
    println("\n--- Shifts (C0/C1) ---");

    // SHL  eax, 3   C1 E0 03   mod=11 rm=0 reg=4
    byte[3] t_shl_imm = [0xC1, 0xE0, 0x03];
    check("SHL eax,3 (C1 E0 03)", disasm::insn_len(@t_shl_imm[0]), 3);

    // SHR  rax, 1   48 C1 E8 01
    byte[4] t_shr_imm = [0x48, 0xC1, 0xE8, 0x01];
    check("SHR rax,1 (48 C1 E8 01)", disasm::insn_len(@t_shr_imm[0]), 4);

    // ROR  al, 4    C0 C8 04   mod=11 rm=0 reg=1
    byte[3] t_ror_imm = [0xC0, 0xC8, 0x04];
    check("ROR al,4 (C0 C8 04)", disasm::insn_len(@t_ror_imm[0]), 3);

    // -----------------------------------------------------------------------
    // Group 8: two-byte opcodes with ModRM (0F xx)
    // -----------------------------------------------------------------------
    println("\n--- 0F xx opcodes ---");

    // MOVZX  eax, byte [rcx]   0F B6 01   mod=00 rm=1
    byte[3] t_movzx = [0x0F, 0xB6, 0x01];
    check("MOVZX eax,byte [rcx] (0F B6 01)", disasm::insn_len(@t_movzx[0]), 3);

    // MOVSX  rax, dword [rcx]  48 63 01   REX.W + 63 /r
    byte[3] t_movsxd = [0x48, 0x63, 0x01];
    check("MOVSXD rax,[rcx] (48 63 01)", disasm::insn_len(@t_movsxd[0]), 3);

    // CMOVZ  eax, ecx   0F 44 C1   mod=11
    byte[3] t_cmovz = [0x0F, 0x44, 0xC1];
    check("CMOVZ eax,ecx (0F 44 C1)", disasm::insn_len(@t_cmovz[0]), 3);

    // IMUL   eax, ecx, imm8   6B C1 05   (6B = IMUL r,r/m,imm8)
    byte[3] t_imul_imm8 = [0x6B, 0xC1, 0x05];
    check("IMUL eax,ecx,5 (6B C1 05)", disasm::insn_len(@t_imul_imm8[0]), 3);

    // IMUL   rax, rcx   48 0F AF C1   REX.W + 0F AF /r
    byte[4] t_imul_2op = [0x48, 0x0F, 0xAF, 0xC1];
    check("IMUL rax,rcx (48 0F AF C1)", disasm::insn_len(@t_imul_2op[0]), 4);

    // BT     eax, ecx   0F A3 C8   mod=11 rm=0 reg=1
    byte[3] t_bt = [0x0F, 0xA3, 0xC8];
    check("BT eax,ecx (0F A3 C8)", disasm::insn_len(@t_bt[0]), 3);

    // BT     eax, imm8  0F BA E0 03  (0F BA /4 ib)
    byte[4] t_bt_imm = [0x0F, 0xBA, 0xE0, 0x03];
    check("BT eax,imm8 (0F BA E0 03)", disasm::insn_len(@t_bt_imm[0]), 4);

    // SETZ   al         0F 94 C0   mod=11
    byte[3] t_setz = [0x0F, 0x94, 0xC0];
    check("SETZ al (0F 94 C0)", disasm::insn_len(@t_setz[0]), 3);

    // XCHG   [rax], rcx  48 87 08   REX.W + 87 /r  mod=00 rm=0
    byte[3] t_xchg = [0x48, 0x87, 0x08];
    check("XCHG [rax],rcx (48 87 08)", disasm::insn_len(@t_xchg[0]), 3);

    // -----------------------------------------------------------------------
    // Group 9: SSE / 0F xx with prefix
    // -----------------------------------------------------------------------
    println("\n--- SSE / prefixed 0F ---");

    // MOVAPS  xmm0, xmm1   0F 28 C1
    byte[3] t_movaps = [0x0F, 0x28, 0xC1];
    check("MOVAPS xmm0,xmm1 (0F 28 C1)", disasm::insn_len(@t_movaps[0]), 3);

    // MOVSS   xmm0, [rax]  F3 0F 10 00   F3 prefix + 0F 10
    byte[4] t_movss = [0xF3, 0x0F, 0x10, 0x00];
    check("MOVSS xmm0,[rax] (F3 0F 10 00)", disasm::insn_len(@t_movss[0]), 4);

    // MOVSD   xmm0, xmm1   F2 0F 10 C1
    byte[4] t_movsd = [0xF2, 0x0F, 0x10, 0xC1];
    check("MOVSD xmm0,xmm1 (F2 0F 10 C1)", disasm::insn_len(@t_movsd[0]), 4);

    // MOVDQA  xmm0, [rax]  66 0F 6F 00   66 prefix + 0F 6F
    byte[4] t_movdqa = [0x66, 0x0F, 0x6F, 0x00];
    check("MOVDQA xmm0,[rax] (66 0F 6F 00)", disasm::insn_len(@t_movdqa[0]), 4);

    // ADDPS   xmm0, xmm1   0F 58 C1
    byte[3] t_addps = [0x0F, 0x58, 0xC1];
    check("ADDPS xmm0,xmm1 (0F 58 C1)", disasm::insn_len(@t_addps[0]), 3);

    // PSHUFD  xmm0, xmm1, 0x4E   66 0F 70 C1 4E   (imm8)
    byte[5] t_pshufd = [0x66, 0x0F, 0x70, 0xC1, 0x4E];
    check("PSHUFD xmm0,xmm1,0x4E (66 0F 70 C1 4E)", disasm::insn_len(@t_pshufd[0]), 5);

    // SHUFPS  xmm0, xmm1, 0x1B   0F C6 C1 1B   (imm8)
    byte[4] t_shufps = [0x0F, 0xC6, 0xC1, 0x1B];
    check("SHUFPS xmm0,xmm1,0x1B (0F C6 C1 1B)", disasm::insn_len(@t_shufps[0]), 4);

    // CMPSS   xmm0, xmm1, 0   F3 0F C2 C1 00   (imm8)
    byte[5] t_cmpss = [0xF3, 0x0F, 0xC2, 0xC1, 0x00];
    check("CMPSS xmm0,xmm1,0 (F3 0F C2 C1 00)", disasm::insn_len(@t_cmpss[0]), 5);

    // -----------------------------------------------------------------------
    // Group 10: multi-prefix sequences
    // -----------------------------------------------------------------------
    println("\n--- Multi-prefix sequences ---");

    // LOCK XCHG [rax], rcx   F0 48 87 08
    byte[4] t_lock_xchg = [0xF0, 0x48, 0x87, 0x08];
    check("LOCK XCHG [rax],rcx (F0 48 87 08)", disasm::insn_len(@t_lock_xchg[0]), 4);

    // REP MOVSB   F3 A4
    byte[2] t_rep_movsb = [0xF3, 0xA4];
    check("REP MOVSB (F3 A4)", disasm::insn_len(@t_rep_movsb[0]), 2);

    // REP STOSB   F3 AA
    byte[2] t_rep_stosb = [0xF3, 0xAA];
    check("REP STOSB (F3 AA)", disasm::insn_len(@t_rep_stosb[0]), 2);

    // CS: MOV eax, [0x1000]  2E 8B 05 00 10 00 00  segment + RIP-relative
    byte[7] t_seg_mov = [0x2E, 0x8B, 0x05, 0x00, 0x10, 0x00, 0x00];
    check("CS:MOV eax,[rip+d32] (2E 8B 05 ...)", disasm::insn_len(@t_seg_mov[0]), 7);

    // -----------------------------------------------------------------------
    // Group 11: 0F 38 / 0F 3A three-byte opcodes
    // -----------------------------------------------------------------------
    println("\n--- 0F 38 / 0F 3A ---");

    // PSHUFB  xmm0, xmm1   66 0F 38 00 C1
    byte[5] t_pshufb = [0x66, 0x0F, 0x38, 0x00, 0xC1];
    check("PSHUFB xmm0,xmm1 (66 0F 38 00 C1)", disasm::insn_len(@t_pshufb[0]), 5);

    // PBLENDW xmm0, xmm1, 0xFF  66 0F 3A 0E C1 FF  (0F 3A always has imm8)
    byte[6] t_pblendw = [0x66, 0x0F, 0x3A, 0x0E, 0xC1, 0xFF];
    check("PBLENDW xmm0,xmm1,0xFF (66 0F 3A 0E C1 FF)", disasm::insn_len(@t_pblendw[0]), 6);

    // PALIGNR xmm0, xmm1, 4   66 0F 3A 0F C1 04
    byte[6] t_palignr = [0x66, 0x0F, 0x3A, 0x0F, 0xC1, 0x04];
    check("PALIGNR xmm0,xmm1,4 (66 0F 3A 0F C1 04)", disasm::insn_len(@t_palignr[0]), 6);

    // -----------------------------------------------------------------------
    // Group 12: RET imm16
    // -----------------------------------------------------------------------
    println("\n--- RET imm16 ---");

    // RET 0x20   C2 20 00
    byte[3] t_ret_imm = [0xC2, 0x20, 0x00];
    check("RET 0x20 (C2 20 00)", disasm::insn_len(@t_ret_imm[0]), 3);

    // -----------------------------------------------------------------------
    // Group 13: x86_copy_insns covers min_bytes without splitting
    // -----------------------------------------------------------------------
    println("\n--- x86_copy_insns ---");

    // Two instructions totalling 6 bytes:
    //   NOP        (1 byte)  90
    //   PUSH imm32 (5 bytes) 68 78 56 34 12
    // Asking for min_bytes=3 must copy both (6 total) to avoid splitting.
    byte[6] t_copy_src = [0x90, 0x68, 0x78, 0x56, 0x34, 0x12];
    byte[16] t_copy_dst;

    // Zero dst
    int zi = 0;
    while (zi < 16)
    {
        t_copy_dst[zi] = (byte)0;
        zi = zi + 1;
    };

    int copied = disasm::copy_insns(@t_copy_src[0], 3, @t_copy_dst[0]);
    check("copy_insns copies whole insns (expect 6)", copied, 6);

    // Verify content matches
    int match = 1;
    int ci = 0;
    while (ci < 6)
    {
        if (t_copy_dst[ci] != t_copy_src[ci])
        {
            match = 0;
        };
        ci = ci + 1;
    };
    check("copy_insns content correct", match, 1);

    // -----------------------------------------------------------------------
    // Summary
    // -----------------------------------------------------------------------
    println("\n--- Summary ---");
    print("PASS: "); println(g_pass);
    print("FAIL: "); println(g_fail);

    if (argc == 0)
    {
        return 0;
    };

    byte* exe_path = argv[1];

    if (g_fail == 0)
    {
        println("\nAll tests passed.");

        // -----------------------------------------------------------------------
        // PE self-disassembly
        // -----------------------------------------------------------------------
        dump_exe_disasm(exe_path);

        return 0;
    };

    println("\nSome tests FAILED.");

    // -----------------------------------------------------------------------
    // PE self-disassembly
    // -----------------------------------------------------------------------
    dump_exe_disasm(exe_path);

    return 1;
};
