# zynq_cnn_accelerator
Hardware-accelerated CNN inference on Xilinx Zynq SoC using custom AXI-Stream IP and AXI DMA. Implements a 3Ã—3 convolution accelerator in FPGA fabric with ARM Cortex-A9 software control, enabling high-throughput edge image processing.

---
## Block Diagram
<img width="400" height="797" alt="CNN_ip_block diagram drawio (2)" src="https://github.com/user-attachments/assets/0dd902c0-231a-47bd-827d-bbcaf6665b5c" />

