# SPDX-License-Identifier: BSD-3-Clause AND Apache-2.0
# Copyright 2018 Regents of the University of California
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# * Redistributions of source code must retain the above copyright notice, this
#   list of conditions and the following disclaimer.
#
# * Redistributions in binary form must reproduce the above copyright notice,
#   this list of conditions and the following disclaimer in the documentation
#   and/or other materials provided with the distribution.
#
# * Neither the name of the copyright holder nor the names of its
#   contributors may be used to endorse or promote products derived from
#   this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

# Copyright 2019 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

"""This module contains layout generators for various logic gates."""

from typing import Any, Dict, Sequence, Optional, Union, Tuple, Mapping, Type, List

from itertools import chain

from pybag.enum import MinLenMode, RoundMode

from bag.util.math import HalfInt
from bag.util.immutable import Param
from bag.design.module import Module
from bag.layout.template import TemplateDB, PyLayInstance
from bag.layout.routing.base import TrackID, WireArray

from xbase.layout.enum import MOSWireType
from xbase.layout.mos.base import MOSBasePlaceInfo, MOSBase
from xbase.layout.mos.data import MOSPorts

from ...schematic.inv import bag3_digital__inv
from ...schematic.inv_chain import bag3_digital__inv_chain
from ...schematic.inv_tristate import bag3_digital__inv_tristate
from ...schematic.nand import bag3_digital__nand
from ...schematic.nor import bag3_digital__nor
from ...schematic.passgate import bag3_digital__passgate


class InvCore(MOSBase):
    """A single inverter.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        MOSBase.__init__(self, temp_db, params, **kwargs)

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__inv

    @classmethod
    def get_params_info(cls) -> Dict[str, str]:
        return dict(
            pinfo='The MOSBasePlaceInfo object.',
            seg='segments of transistors',
            seg_p='segments of pmos',
            seg_n='segments of nmos',
            stack_p='number of transistors in a stack.',
            stack_n='number of transistors in a stack.',
            w_p='pmos width, can be list or integer if all widths are the same.',
            w_n='pmos width, can be list or integer if all widths are the same.',
            ridx_p='pmos row index.',
            ridx_n='nmos row index.',
            is_guarded='True if it there should be guard ring around the cell',
            sig_locs='Optional dictionary of user defined signal locations',
            vertical_out='True to draw output on vertical metal layer.',
            vertical_sup='True to have supply unconnected on conn_layer.',
            vertical_in='False to not draw the vertical input wire when is_guarded = True.',
        )

    @classmethod
    def get_default_param_values(cls) -> Dict[str, Any]:
        return dict(
            seg=-1,
            seg_p=-1,
            seg_n=-1,
            stack_p=1,
            stack_n=1,
            w_p=0,
            w_n=0,
            ridx_p=-1,
            ridx_n=0,
            is_guarded=False,
            sig_locs={},
            vertical_out=True,
            vertical_sup=False,
            vertical_in=True,
        )

    def draw_layout(self) -> None:
        pinfo = MOSBasePlaceInfo.make_place_info(self.grid, self.params['pinfo'])
        self.draw_base(pinfo)

        grid = self.grid

        seg: int = self.params['seg']
        seg_p: int = self.params['seg_p']
        seg_n: int = self.params['seg_n']
        w_p: int = self.params['w_p']
        w_n: int = self.params['w_n']
        stack_p: int = self.params['stack_p']
        stack_n: int = self.params['stack_n']
        ridx_p: int = self.params['ridx_p']
        ridx_n: int = self.params['ridx_n']
        is_guarded: bool = self.params['is_guarded']
        sig_locs: Mapping[str, Union[float, HalfInt]] = self.params['sig_locs']
        vertical_out: bool = self.params['vertical_out']
        vertical_sup: bool = self.params['vertical_sup']
        vertical_in: bool = self.params['vertical_in']

        if seg_p <= 0:
            seg_p = seg
        if seg_n <= 0:
            seg_n = seg
        if seg_p <= 0 or seg_n <= 0:
            raise ValueError('Invalid segments.')

        hm_layer = self.conn_layer + 1
        vm_layer = hm_layer + 1
        if self.top_layer < vm_layer:
            raise ValueError(f'MOSBasePlaceInfo top layer must be at least {vm_layer}')

        # set is_guarded = True if both rows has same orientation
        rpinfo_n = self.get_row_info(ridx_n)
        rpinfo_p = self.get_row_info(ridx_p)
        is_guarded = is_guarded or rpinfo_n.flip == rpinfo_p.flip

        # Placement
        nports = self.add_mos(ridx_n, 0, seg_n, w=w_n, stack=stack_n)
        pports = self.add_mos(ridx_p, 0, seg_p, w=w_p, stack=stack_p)

        self.set_mos_size()

        # get wire_indices from sig_locs
        tr_manager = self.tr_manager
        tr_w_h = tr_manager.get_width(hm_layer, 'sig')
        tr_w_v = tr_manager.get_width(vm_layer, 'sig')
        nout_tidx = sig_locs.get('nout', self.get_track_index(ridx_n, MOSWireType.DS_GATE,
                                                              wire_name='sig', wire_idx=0))
        pout_tidx = sig_locs.get('pout', self.get_track_index(ridx_p, MOSWireType.DS_GATE,
                                                              wire_name='sig', wire_idx=-1))
        nout_tid = TrackID(hm_layer, nout_tidx, tr_w_h)
        pout_tid = TrackID(hm_layer, pout_tidx, tr_w_h)

        pout = self.connect_to_tracks(pports.d, pout_tid, min_len_mode=MinLenMode.NONE)
        nout = self.connect_to_tracks(nports.d, nout_tid, min_len_mode=MinLenMode.NONE)

        if vertical_out:
            vm_tidx = sig_locs.get('out', grid.coord_to_track(vm_layer, pout.middle,
                                                              mode=RoundMode.NEAREST))
            vm_tid = TrackID(vm_layer, vm_tidx, width=tr_w_v)
            self.add_pin('out', self.connect_to_tracks([pout, nout], vm_tid))
        else:
            self.add_pin('out', [pout, nout], connect=True)
            vm_tidx = None

        if is_guarded:
            nin_tidx = sig_locs.get('nin', self.get_track_index(ridx_n, MOSWireType.G,
                                                                wire_name='sig', wire_idx=0))
            pin_tidx = sig_locs.get('pin', self.get_track_index(ridx_p, MOSWireType.G,
                                                                wire_name='sig', wire_idx=-1))

            nin = self.connect_to_tracks(nports.g, TrackID(hm_layer, nin_tidx, width=tr_w_h))
            pin = self.connect_to_tracks(pports.g, TrackID(hm_layer, pin_tidx, width=tr_w_h))
            self.add_pin('pin', pin, hide=True)
            self.add_pin('nin', nin, hide=True)
            if vertical_in:
                in_tidx = self.grid.find_next_track(vm_layer, nin.lower,
                                                    tr_width=tr_w_v, mode=RoundMode.GREATER_EQ)
                if vm_tidx is not None:
                    in_tidx = min(in_tidx,
                                  self.tr_manager.get_next_track(vm_layer, vm_tidx, 'sig', 'sig',
                                                                 up=False))

                in_tidx = sig_locs.get('in', in_tidx)
                self.add_pin('in', self.connect_to_tracks([pin, nin],
                                                          TrackID(vm_layer, in_tidx, width=tr_w_v)))
            else:
                self.add_pin('in', [pin, nin], connect=True)
        else:
            in_tidx = sig_locs.get('in', None)
            if in_tidx is None:
                in_tidx = sig_locs.get('nin', None)
                if in_tidx is None:
                    default_tidx = self.get_track_index(ridx_n, MOSWireType.G,
                                                        wire_name='sig', wire_idx=0)
                    in_tidx = sig_locs.get('pin', default_tidx)

            in_warr = self.connect_to_tracks([nports.g, pports.g],
                                             TrackID(hm_layer, in_tidx, width=tr_w_h))
            self.add_pin('in', in_warr)
            self.add_pin('pin', in_warr, hide=True)
            self.add_pin('nin', in_warr, hide=True)

        self.add_pin(f'pout', pout, hide=True)
        self.add_pin(f'nout', nout, hide=True)

        xr = self.bound_box.xh
        if vertical_sup:
            self.add_pin('VDD', pports.s, connect=True)
            self.add_pin('VSS', nports.s, connect=True)
        else:
            ns_tid = self.get_track_id(ridx_n, False, wire_name='sup')
            ps_tid = self.get_track_id(ridx_p, True, wire_name='sup')
            vss = self.connect_to_tracks(nports.s, ns_tid, track_lower=0, track_upper=xr)
            vdd = self.connect_to_tracks(pports.s, ps_tid, track_lower=0, track_upper=xr)
            self.add_pin('VDD', vdd)
            self.add_pin('VSS', vss)

        default_wp = self.place_info.get_row_place_info(ridx_p).row_info.width
        default_wn = self.place_info.get_row_place_info(ridx_n).row_info.width
        thp = self.place_info.get_row_place_info(ridx_p).row_info.threshold
        thn = self.place_info.get_row_place_info(ridx_n).row_info.threshold
        lch = self.place_info.lch
        self.sch_params = dict(
            seg_p=seg_p,
            seg_n=seg_n,
            lch=lch,
            w_p=default_wp if w_p == 0 else w_p,
            w_n=default_wn if w_n == 0 else w_n,
            th_n=thn,
            th_p=thp,
            stack_p=stack_p,
            stack_n=stack_n,
        )


class InvChainCore(MOSBase):
    """An inverter chain.

    Assumes:

    1. PMOS row above NMOS row.
    2. PMOS gate connections on bottom, NMOS gate connections on top.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        MOSBase.__init__(self, temp_db, params, **kwargs)
        self._out_invert = False

    @property
    def out_invert(self) -> bool:
        return self._out_invert

    @property
    def num_stages(self) -> int:
        return len(self.params['seg_list']) if self.params['seg_list'] else \
            len(self.params['segn_list'])

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__inv_chain

    @classmethod
    def get_params_info(cls) -> Dict[str, str]:
        return dict(
            pinfo='The MOSBasePlaceInfo object.',
            seg_list='List of segments per stage.',
            segp_list='List of pmos segments per stage',
            segn_list='List of nmos segments per stage',
            stack_list='List of stacks per stage',
            w_p='pmos width, can be list or integer if all widths are the same.',
            w_n='pmos width, can be list or integer if all widths are the same.',
            ridx_p='pmos row index.',
            ridx_n='nmos row index.',
            dual_output='Whether to export complementary outputs.  Works only if nstage > 1',
            is_guarded='True if it there should be guard ring around the cell',
            sig_locs='Optional dictionary of user defined signal locations',
            vertical_out='True to draw output on vertical metal layer.',
            vertical_sup='True to have supply unconnected on conn_layer.',
            export_pins='True to export simulation pins.',
            sep_stages='True to separate the stages and not share source/drain.',
            buf_col_list='List of inverter column indices.',
        )

    @classmethod
    def get_default_param_values(cls) -> Dict[str, Any]:
        return dict(
            w_p=0,
            w_n=0,
            ridx_p=-1,
            ridx_n=0,
            stack_list=None,
            dual_output=False,
            is_guarded=False,
            sig_locs={},
            vertical_out=True,
            vertical_sup=False,
            export_pins=False,
            sep_stages=False,
            seg_list=[],
            segp_list=[],
            segn_list=[],
            buf_col_list=None,
        )

    def draw_layout(self) -> None:
        params = self.params
        pinfo = MOSBasePlaceInfo.make_place_info(self.grid, params['pinfo'])
        self.draw_base(pinfo)

        vm_layer = self.conn_layer + 1

        dual_output: bool = params['dual_output']
        export_pins: bool = params['export_pins']
        is_guarded: bool = params['is_guarded']
        sep_stages: bool = params['sep_stages']
        sig_locs: Mapping[str, Union[float, HalfInt]] = params['sig_locs']
        buf_col_list: Optional[Sequence[int]] = params['buf_col_list']

        if export_pins and dual_output:
            raise ValueError('export_pins and dual_output cannot be True at the same time')

        inv_masters = self._create_masters(pinfo)
        nstage = len(inv_masters)
        if nstage == 1:
            dual_output = False
        if nstage % 2 == 1:
            self._out_invert = True

        # Placement and connect on the way
        min_sep = self.min_sep_col
        cur_col = 0
        wn_prev = wp_prev = -1
        sup_last_prev = False
        out_prev: Optional[List[WireArray]] = None
        nout_prev: Optional[WireArray] = None
        pout_prev: Optional[WireArray] = None
        vdd_list = []
        vss_list = []
        sch_params_list = []
        for idx, master in enumerate(inv_masters):
            sch_params_cur = master.sch_params
            wp_cur = sch_params_cur['w_p']
            wn_cur = sch_params_cur['w_n']
            segp_cur = sch_params_cur['seg_p']
            segn_cur = sch_params_cur['seg_n']
            stackp_cur = sch_params_cur['stack_n']
            stackn_cur = sch_params_cur['stack_n']
            fgp_cur = segp_cur * stackp_cur
            fgn_cur = segn_cur * stackn_cur

            # get instance column index
            if buf_col_list:
                cur_col = buf_col_list[idx]
            else:
                # NOTE: place on even columns only to preserve supply parity
                if (cur_col != 0 and
                        (sep_stages or wn_cur != wn_prev or wp_cur != wp_prev or
                         not sup_last_prev or (cur_col & 1) == 1)):
                    # we can abut with previous stage if widths are the same, the last
                    # source/drain of the previous stage is the supply, and we're on even column now
                    cur_col += min_sep
                cur_col += (cur_col & 1)

            # add instance
            inst = self.add_tile(master, 0, cur_col, commit=False)
            # update vertical track locations from sig_locs
            map_list = []
            if idx == 0 and is_guarded:
                # update input track
                map_list.append(('in', 'in'))
            if idx == nstage - 2 and dual_output and master.params['vertical_out']:
                # update last2 out
                map_list.append(('out' if self._out_invert else 'outb', 'out'))
            elif idx == nstage - 1:
                # update last out and potentially last2 out
                if dual_output and is_guarded:
                    # update last2 out
                    map_list.append(('out' if self._out_invert else 'outb', 'in'))
                if master.params['vertical_out']:
                    # update last out
                    map_list.append(('outb' if self._out_invert else 'out', 'out'))

            if map_list:
                self._update_inst_sig_locs(sig_locs, map_list, vm_layer, inst)
            inst.commit()

            vdd_list.append(inst.get_pin('VDD'))
            vss_list.append(inst.get_pin('VSS'))
            sch_params_list.append(sch_params_cur)
            # NOTE: use get_all_port_pins() because if vertical_out = False,
            # we have more than one outputs
            out_cur = inst.get_all_port_pins('out')
            pout_cur = inst.get_pin('pout')
            nout_cur = inst.get_pin('nout')

            # perform connections
            if idx == 0:
                self.reexport(inst.get_port('in'))
                self.reexport(inst.get_port('pin'))
                self.reexport(inst.get_port('nin'))
            else:
                if is_guarded:
                    warr = self.connect_to_track_wires([nout_prev, pout_prev], inst.get_pin('in'))
                    if dual_output and idx == nstage - 1:
                        # export second output on vm layer
                        suf = '' if self._out_invert else 'b'
                        self.add_pin('out' + suf, warr)
                else:
                    self.connect_to_track_wires(inst.get_pin('in'), out_prev)

            if idx == nstage - 1:
                suf = 'b' if self._out_invert else ''
                self.reexport(inst.get_port('out'), net_name='out' + suf)
                self.add_pin('pout' + suf, pout_cur, hide=True)
                self.add_pin('nout' + suf, nout_cur, hide=True)
            elif dual_output and (idx == nstage - 2):
                suf = '' if self._out_invert else 'b'
                if not is_guarded:
                    # out_cur is on vm layer only if there's no guard ring
                    self.add_pin('out' + suf, out_cur)
                self.add_pin('pout' + suf, pout_cur, hide=True)
                self.add_pin('nout' + suf, nout_cur, hide=True)
            elif export_pins:
                if idx == 0 and nstage == 2:
                    self.add_pin('mid', out_cur)
                else:
                    self.add_pin(f'mid<{idx}>', out_cur)

            out_prev = out_cur
            pout_prev = pout_cur
            nout_prev = nout_cur
            wn_prev = wn_cur
            wp_prev = wp_cur
            if fgp_cur > fgn_cur:
                sup_last_prev = (segp_cur % 2 == 0)
                cur_col += fgp_cur
            elif fgp_cur < fgn_cur:
                sup_last_prev = (segn_cur % 2 == 0)
                cur_col += fgn_cur
            else:
                sup_last_prev = (segp_cur % 2 == 0) and (segn_cur % 2 == 0)
                cur_col += fgn_cur

        self.set_mos_size()

        # export supplies
        self.add_pin('VDD', self.connect_wires(vdd_list))
        self.add_pin('VSS', self.connect_wires(vss_list))

        self.sch_params = dict(
            inv_params=sch_params_list,
            export_pins=export_pins,
            dual_output=dual_output,
        )

    def _create_masters(self, pinfo: MOSBasePlaceInfo) -> Sequence[InvCore]:
        params = self.params
        seg_list: Sequence[int] = params['seg_list']
        segp_list: Optional[Sequence[int]] = params.get('segp_list', None)
        segn_list: Optional[Sequence[int]] = params.get('segn_list', None)
        stack_list: Optional[Sequence[int]] = params['stack_list']
        w_p: Union[int, Sequence[int]] = params['w_p']
        w_n: Union[int, Sequence[int]] = params['w_n']
        ridx_p: int = params['ridx_p']
        ridx_n: int = params['ridx_n']
        is_guarded: bool = params['is_guarded']
        sig_locs: Mapping[str, Union[float, HalfInt]] = params['sig_locs']
        vertical_out: bool = params['vertical_out']
        vertical_sup: bool = params['vertical_sup']

        nout_tidx = get_adj_tidx_list(self, ridx_n, sig_locs, MOSWireType.DS, 'nout', False)
        pout_tidx = get_adj_tidx_list(self, ridx_p, sig_locs, MOSWireType.DS, 'pout', True)
        nin_tidx = get_adj_tidx_list(self, ridx_n, sig_locs, MOSWireType.G, 'nin', True)
        pin_tidx = get_adj_tidx_list(self, ridx_p, sig_locs, MOSWireType.G, 'pin', False)

        sig_locs_list = [
            dict(
                nout=nout_tidx[0],
                pout=pout_tidx[0],
                nin=nin_tidx[0],
                pin=pin_tidx[0],
            ),
            dict(
                nout=nout_tidx[1],
                pout=pout_tidx[1],
                nin=nin_tidx[1],
                pin=pin_tidx[1],
            ),
        ]

        nstage = len(seg_list) if seg_list else len(segn_list)
        if nstage == 0:
            raise ValueError('Must have at least one inverter.')

        if isinstance(w_p, int):
            w_p = [w_p] * nstage
        elif len(w_p) != nstage:
            raise ValueError(f'length of w_p list is not equal to {nstage}')

        if isinstance(w_n, int):
            w_n = [w_n] * nstage
        elif len(w_n) != nstage:
            raise ValueError(f'length of w_n list is not equal to {nstage}')

        if stack_list is None:
            stack_list = [1] * nstage
        elif len(stack_list) != nstage:
            raise ValueError(f'length of stack_list is not equal to {nstage}')

        if seg_list and not segp_list and not segn_list:
            segp_list = seg_list
            segn_list = seg_list
        elif segp_list and segn_list:
            if len(segp_list) != len(segn_list):
                raise ValueError("segn_list and segp_list must be the same length")
        else:
            raise ValueError("Provide only seg_list or segp_list and segn_list")

        master_list = []
        for idx, (segp, segn, wp, wn, stack) in enumerate(zip(segp_list, segn_list,
                                                              w_p, w_n, stack_list)):
            is_last = (idx == nstage - 1)
            # last stage vertical_out flag controlled by user parameters
            # for all others, draw vertical output if no guard ring
            vout = ((not is_guarded) and ((not is_last) or vertical_out) or
                    (is_last and vertical_out))
            params = dict(
                pinfo=pinfo,
                seg_p=segp,
                seg_n=segn,
                stack_p=stack,
                stack_n=stack,
                w_p=wp,
                w_n=wn,
                ridx_p=ridx_p,
                ridx_n=ridx_n,
                is_guarded=is_guarded,
                sig_locs=sig_locs_list[idx % 2],
                vertical_out=vout,
                vertical_sup=vertical_sup,
            )
            master_list.append(self.new_template(InvCore, params=params))

        return master_list

    def _update_inst_sig_locs(self, sig_locs: Mapping[str, Union[float, HalfInt]],
                              sig_map_list: Sequence[Tuple[str, str]],
                              layer: int, inst: PyLayInstance) -> None:
        grid = self.grid
        xform = inst.transformation.get_inverse()
        append = {}
        for sig_name, inst_sig_name in sig_map_list:
            test = sig_locs.get(sig_name, None)
            if test is not None:
                append[inst_sig_name] = grid.transform_track(layer, test, xform)

        if append:
            sig_locs_inst = inst.master.params['sig_locs'].copy(append=append)
            inst.new_master_with(sig_locs=sig_locs_inst)


class InvTristateCore(MOSBase):
    """A gated inverter with two enable signals.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        MOSBase.__init__(self, temp_db, params, **kwargs)

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__inv_tristate

    @classmethod
    def get_params_info(cls) -> Dict[str, str]:
        return dict(
            pinfo='The MOSBasePlaceInfo object.',
            seg='Number of segments.',
            seg_p='Number of segments of pmos.',
            seg_n='Number of segments of nmos.',
            stack_p='number of transistors in a stack.',
            stack_n='number of transistors in a stack.',
            w_p='pmos width.',
            w_n='nmos width.',
            ridx_p='pmos row index.',
            ridx_n='nmos row index.',
            sig_locs='Signal track location dictionary.',
            vertical_out='True to draw output on vertical metal layer.',
            vertical_sup='True to have supply unconnected on conn_layer.',
            separate_out='True to have pull-up/pull-down network drains unconnected',
        )

    @classmethod
    def get_default_param_values(cls) -> Dict[str, Any]:
        return dict(
            w_p=0,
            w_n=0,
            ridx_p=-1,
            ridx_n=0,
            seg=-1,
            seg_p=-1,
            seg_n=-1,
            stack_p=1,
            stack_n=1,
            sig_locs=None,
            vertical_out=True,
            vertical_sup=False,
            separate_out=False,
        )

    def draw_layout(self) -> None:
        pinfo = MOSBasePlaceInfo.make_place_info(self.grid, self.params['pinfo'])
        self.draw_base(pinfo)

        seg: int = self.params['seg']
        seg_p: int = self.params['seg_p']
        seg_n: int = self.params['seg_n']

        if seg_p <= 0:
            seg_p = seg
        if seg_n <= 0:
            seg_n = seg
        if seg_p <= 0 or seg_n <= 0:
            raise ValueError('Invalid segments.')

        w_p: int = self.params['w_p']
        w_n: int = self.params['w_n']
        stack_p: int = self.params['stack_p']
        stack_n: int = self.params['stack_n']
        ridx_p: int = self.params['ridx_p']
        ridx_n: int = self.params['ridx_n']
        sig_locs: Optional[Dict[str, float]] = self.params['sig_locs']
        vertical_out: bool = self.params['vertical_out']
        vertical_sup: bool = self.params['vertical_sup']
        separate_out: bool = self.params['separate_out']

        if w_p == 0:
            w_p = self.place_info.get_row_place_info(ridx_p).row_info.width
        if w_n == 0:
            w_n = self.place_info.get_row_place_info(ridx_n).row_info.width

        hm_layer = self.conn_layer + 1
        vm_layer = hm_layer + 1
        if vertical_out and separate_out:  # Sanity check
            raise ValueError('vertical_out cannot be true at the same time as separate_out')

        if vertical_out and self.top_layer < vm_layer:
            raise ValueError(f'MOSBasePlaceInfo top layer must be at least {vm_layer}')

        if stack_p != stack_n:
            raise ValueError(f'The layout generator does not support stack_n = {stack_n} != '
                             f'stack_p = {stack_p}')

        # place instances and set size
        self.set_mos_size(2 * max(seg_p * stack_p, seg_n * stack_n))
        nports = self.add_nand2(ridx_n, 0, seg_n, w=w_n, stack=stack_n)
        pports = self.add_nand2(ridx_p, 0, seg_p, w=w_p, stack=stack_p)

        # get track information
        tr_manager = pinfo.tr_manager
        tr_w_h = tr_manager.get_width(hm_layer, 'sig')
        if sig_locs is None:
            sig_locs = {}
        en_tidx = sig_locs.get('nen', self.get_track_index(ridx_n, MOSWireType.G,
                                                           wire_name='sig', wire_idx=0))
        in_key = 'nin' if 'nin' in sig_locs else 'pin'
        in_tidx = sig_locs.get(in_key, self.get_track_index(ridx_n, MOSWireType.G,
                                                            wire_name='sig', wire_idx=1))
        enb_tidx = sig_locs.get('pen', self.get_track_index(ridx_p, MOSWireType.G,
                                                            wire_name='sig', wire_idx=-1))
        pout_tidx = sig_locs.get('pout', self.get_track_index(ridx_p, MOSWireType.DS_GATE,
                                                              wire_name='sig', wire_idx=0))
        nout_tidx = sig_locs.get('nout', self.get_track_index(ridx_n, MOSWireType.DS_GATE,
                                                              wire_name='sig', wire_idx=-1))

        # connect wires
        tid = TrackID(hm_layer, in_tidx, width=tr_w_h)
        in_warr_list = []

        hm_in = self.connect_to_tracks(list(chain(nports.g0, pports.g0)), tid,
                                       ret_wire_list=in_warr_list)
        self.add_pin('nin', hm_in, hide=True)
        self.add_pin('pin', hm_in, hide=True)
        self.add_pin('in', in_warr_list)
        tid = TrackID(hm_layer, en_tidx, width=tr_w_h)
        self.add_pin('en', self.connect_to_tracks(nports.g1, tid))
        tid = TrackID(hm_layer, enb_tidx, width=tr_w_h)
        self.add_pin('enb', self.connect_to_tracks(pports.g1, tid))
        mlm = MinLenMode.MIDDLE if separate_out else MinLenMode.NONE
        tid = TrackID(hm_layer, nout_tidx, width=tr_w_h)
        nout = self.connect_to_tracks(nports.d, tid, min_len_mode=mlm)
        tid = TrackID(hm_layer, pout_tidx, width=tr_w_h)
        pout = self.connect_to_tracks(pports.d, tid, min_len_mode=mlm)

        # connect output
        if vertical_out:
            tr_w_v = tr_manager.get_width(vm_layer, 'sig')
            out_tidx = sig_locs.get('out', self.grid.coord_to_track(vm_layer, pout.middle,
                                                                    mode=RoundMode.NEAREST))
            tid = TrackID(vm_layer, out_tidx, width=tr_w_v)
            self.add_pin('out', self.connect_to_tracks([pout, nout], tid))

        # connect supplies
        xr = self.bound_box.xh
        if vertical_sup:
            self.add_pin('VDD', pports.s, connect=True)
            self.add_pin('VSS', nports.s, connect=True)
        else:
            ns_tid = self.get_track_id(ridx_n, MOSWireType.DS_GATE, wire_name='sup')
            ps_tid = self.get_track_id(ridx_p, MOSWireType.DS_GATE, wire_name='sup')
            vdd = self.connect_to_tracks(pports.s, ps_tid, track_lower=0, track_upper=xr)
            vss = self.connect_to_tracks(nports.s, ns_tid, track_lower=0, track_upper=xr)
            self.add_pin('VDD', vdd)
            self.add_pin('VSS', vss)

        if not separate_out:
            self.add_pin('pout', pout, label='out:', hide=vertical_out)
            self.add_pin('nout', nout, label='out:', hide=vertical_out)
        else:
            self.add_pin('pout', pout)
            self.add_pin('nout', nout)
        # set properties
        self.sch_params = dict(
            seg_p=seg_p,
            seg_n=seg_n,
            lch=self.place_info.lch,
            w_n=w_n,
            w_p=w_p,
            th_n=self.place_info.get_row_place_info(ridx_n).row_info.threshold,
            th_p=self.place_info.get_row_place_info(ridx_p).row_info.threshold,
            stack_p=stack_p,
            stack_n=stack_n,
            separate_out=separate_out,
        )


class NAND2Core(MOSBase):
    """
    A 2-input NAND gate.

    'out' and 'in' pin direction is determined by vertical_out and vertical_in flags, respectively
    but regardless, in0_vm, in1_vm, out_vm, and out_hm are always available, and also if
    connect_inputs is True in0_hm, in1_hm will also be available.

    Assumes:

        1. PMOS row above NMOS row.
        2. PMOS gate connections on bottom, NMOS gate connections on top.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        MOSBase.__init__(self, temp_db, params, **kwargs)

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__nand

    @classmethod
    def get_params_info(cls) -> Dict[str, str]:
        return dict(
            pinfo='The MOSBasePlaceInfo object.',
            seg='Number of segments.',
            seg_p='Number of segments of pmos.',
            seg_n='Number of segments of nmos.',
            stack_p='number of transistors in a stack.',
            stack_n='number of transistors in a stack.',
            w_p='pmos width.',
            w_n='nmos width.',
            ridx_p='pmos row index.',
            ridx_n='nmos row index.',
            sig_locs='Optional dictionary of user defined signal locations',
            is_guarded='True if it there should be guard ring around the cell',
            min_len_mode='A Dictionary specfiying min_len_mode for connections',
            vertical_out='True to have output pin on vertical layer',
            vertical_in='True to have input pins on vertical layer.  Only used if is_guarded=True',
            vertical_sup='True to have supply unconnected on conn_layer.',
        )

    @classmethod
    def get_default_param_values(cls) -> Dict[str, Any]:
        return dict(
            w_p=0,
            w_n=0,
            ridx_p=-1,
            ridx_n=0,
            seg=-1,
            seg_p=-1,
            seg_n=-1,
            stack_p=1,
            stack_n=1,
            sig_locs={},
            is_guarded=False,
            min_len_mode=dict(
                in0=MinLenMode.NONE,
                in1=MinLenMode.NONE,
                out=MinLenMode.MIDDLE,
            ),
            vertical_out=True,
            vertical_in=True,
            vertical_sup=False,
        )

    def draw_layout(self) -> None:
        pinfo = MOSBasePlaceInfo.make_place_info(self.grid, self.params['pinfo'])
        self.draw_base(pinfo)

        seg: int = self.params['seg']
        seg_p: int = self.params['seg_p']
        seg_n: int = self.params['seg_n']

        if seg_p <= 0:
            seg_p = seg
        if seg_n <= 0:
            seg_n = seg
        if seg_p <= 0 or seg_n <= 0:
            raise ValueError('Invalid segments.')

        w_p: int = self.params['w_p']
        w_n: int = self.params['w_n']
        stack_p: int = self.params['stack_p']
        stack_n: int = self.params['stack_n']
        ridx_p: int = self.params['ridx_p']
        ridx_n: int = self.params['ridx_n']
        sig_locs: Mapping[str, Union[float, HalfInt]] = self.params['sig_locs']
        is_guarded: bool = self.params['is_guarded']
        mlm: Dict[str, MinLenMode] = self.params['min_len_mode']
        vertical_out: bool = self.params['vertical_out']
        vertical_in: bool = self.params['vertical_in']
        vertical_sup: bool = self.params['vertical_sup']

        hm_layer = self.conn_layer + 1
        vm_layer = hm_layer + 1
        if self.top_layer < vm_layer:
            raise ValueError(f'MOSBasePlaceInfo top layer must be at least {vm_layer}')

        tot_col = 2 * max(seg_p * stack_p, seg_n * stack_n)
        self.set_mos_size(tot_col)

        if is_guarded is False and stack_n != stack_p:
            raise ValueError(f'If is_guarded is False, then the layout generator requires that '
                             f'stack_n = {stack_n} == stack_p = {stack_p}.')

        # if guard ring is true ridx_p is automatically mapped to the new row indices
        pports = self.add_nand2(ridx_p, 0, seg_p, w=w_p, stack=stack_p, other=True)
        nports = self.add_nand2(ridx_n, 0, seg_n, w=w_n, stack=stack_n)

        xr = self.bound_box.xh
        if vertical_sup:
            self.add_pin('VDD', pports.s, connect=True)
            self.add_pin('VSS', nports.s, connect=True)
        else:
            ns_tid = self.get_track_id(ridx_n, MOSWireType.DS_GATE, wire_name='sup')
            ps_tid = self.get_track_id(ridx_p, MOSWireType.DS_GATE, wire_name='sup')
            vdd = self.connect_to_tracks(pports.s, ps_tid, track_lower=0, track_upper=xr)
            vss = self.connect_to_tracks(nports.s, ns_tid, track_lower=0, track_upper=xr)
            self.add_pin('VDD', vdd)
            self.add_pin('VSS', vss)

        tr_manager = self.tr_manager
        tr_w_h = tr_manager.get_width(hm_layer, 'sig')
        tr_w_v = tr_manager.get_width(vm_layer, 'sig')
        mlm_in0 = mlm.get('in0', None)
        mlm_in1 = mlm.get('in1', None)
        nin_tid = get_adj_tid_list(self, ridx_n, sig_locs, MOSWireType.G, 'nin', True, tr_w_h)
        pin_tid = get_adj_tid_list(self, ridx_p, sig_locs, MOSWireType.G, 'pin', False, tr_w_h)

        if is_guarded:
            n_in0 = self.connect_to_tracks(nports.g0, nin_tid[0], min_len_mode=mlm_in0)
            n_in1 = self.connect_to_tracks(nports.g1, nin_tid[1], min_len_mode=mlm_in1)
            p_in0 = self.connect_to_tracks(pports.g0, pin_tid[0], min_len_mode=mlm_in0)
            p_in1 = self.connect_to_tracks(pports.g1, pin_tid[1], min_len_mode=mlm_in1)
            in0_tidx = sig_locs.get('in0', self.grid.coord_to_track(vm_layer, self.bound_box.xl,
                                                                    RoundMode.GREATER_EQ))
            in1_tidx = sig_locs.get('in1', self.grid.coord_to_track(vm_layer, self.bound_box.xh,
                                                                    RoundMode.LESS_EQ))
            if vertical_in:
                in0_vm = self.connect_to_tracks([n_in0, p_in0],
                                                TrackID(vm_layer, in0_tidx, width=tr_w_v))
                in1_vm = self.connect_to_tracks([n_in1, p_in1],
                                                TrackID(vm_layer, in1_tidx, width=tr_w_v))
                self.add_pin('in<0>', in0_vm)
                self.add_pin('in<1>', in1_vm)
                self.add_pin('nin<0>', n_in0, hide=True)
                self.add_pin('nin<1>', n_in1, hide=True)
                self.add_pin('pin<0>', p_in0, hide=True)
                self.add_pin('pin<1>', p_in1, hide=True)
            else:
                self.add_pin('nin<0>', n_in0, label='in<0>:')
                self.add_pin('nin<1>', n_in1, label='in<1>:')
                self.add_pin('pin<0>', p_in0, label='in<0>:')
                self.add_pin('pin<1>', p_in1, label='in<1>:')
        else:
            key_name = 'nin' if any(k in sig_locs for k in ['nin', 'nin0']) else 'pin'
            in_tid = get_adj_tid_list(self, ridx_n, sig_locs, MOSWireType.G, key_name, True, tr_w_h)
            in0_vm, in1_vm = [], []
            in0 = self.connect_to_tracks(list(chain(nports.g0, pports.g0)), in_tid[0],
                                         min_len_mode=mlm_in0, ret_wire_list=in0_vm)
            in1 = self.connect_to_tracks(list(chain(nports.g1, pports.g1)), in_tid[1],
                                         min_len_mode=mlm_in0, ret_wire_list=in1_vm)

            self.add_pin('nin<0>', in0, hide=True)
            self.add_pin('pin<0>', in0, hide=True)
            self.add_pin('nin<1>', in1, hide=True)
            self.add_pin('pin<1>', in1, hide=True)
            self.add_pin('in<0>', in0_vm)
            self.add_pin('in<1>', in1_vm)

        nd_tidx = sig_locs.get('nout',
                               self.get_track_index(ridx_n, MOSWireType.DS_GATE,
                                                    wire_name='sig', wire_idx=-1))
        nd_tid = TrackID(hm_layer, nd_tidx, width=tr_w_h)
        mlm_out = mlm.get('out', MinLenMode.MIDDLE)
        if self.can_short_adj_tracks and not is_guarded:
            # we can short adjacent source/drain tracks together, so we can avoid going to vm_layer
            out = self.connect_to_tracks([pports.d, nports.d], nd_tid, min_len_mode=mlm_out)
            self.add_pin('nout', out, hide=True)
            self.add_pin('out', pports.d)
        else:
            # need to use vm_layer to short adjacent tracks.
            pd_tidx = sig_locs.get('pout',
                                   self.get_track_index(ridx_p, MOSWireType.DS_GATE,
                                                        wire_name='sig'))
            pd_tid = TrackID(hm_layer, pd_tidx, width=tr_w_h)
            pout = self.connect_to_tracks(pports.d, pd_tid, min_len_mode=mlm_out)
            nout = self.connect_to_tracks(nports.d, nd_tid, min_len_mode=mlm_out)
            vm_tidx = sig_locs.get('out', self.grid.coord_to_track(vm_layer, pout.middle,
                                                                   mode=RoundMode.GREATER_EQ))
            w_sig_vm = self.tr_manager.get_width(vm_layer, 'sig')
            if vertical_out:
                out = self.connect_to_tracks([pout, nout], TrackID(vm_layer, vm_tidx, w_sig_vm))
                self.add_pin('pout', pout, hide=True)
                self.add_pin('nout', nout, hide=True)
                self.add_pin('out', out)
            else:
                self.add_pin('pout', pout, label='out:')
                self.add_pin('nout', nout, label='out:')

        self.sch_params = dict(
            seg_p=seg_p,
            seg_n=seg_n,
            lch=self.place_info.lch,
            w_p=self.place_info.get_row_place_info(ridx_p).row_info.width if w_p == 0 else w_p,
            w_n=self.place_info.get_row_place_info(ridx_n).row_info.width if w_n == 0 else w_n,
            th_n=self.place_info.get_row_place_info(ridx_n).row_info.threshold,
            th_p=self.place_info.get_row_place_info(ridx_p).row_info.threshold,
            stack_p=stack_p,
            stack_n=stack_n,
        )


class NANDNOR3Core(MOSBase):
    """
    A 3-input NAND/NOR gate.

    'out' and 'in' pin direction is determined by vertical_out and vertical_in flags, respectively
    but regardless, in0_vm, in1_vm, in2_vm, out_vm, and out_hm are always available

    Assumes:

        1. PMOS row above NMOS row.
        2. PMOS gate connections on bottom, NMOS gate connections on top.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        MOSBase.__init__(self, temp_db, params, **kwargs)
        self._num_in = 3
        self._pdn_series = None

    @classmethod
    def get_params_info(cls) -> Dict[str, str]:
        return dict(
            pinfo='The MOSBasePlaceInfo object.',
            seg='Number of segments.',
            seg_p='Number of segments of pmos.',
            seg_n='Number of segments of nmos.',
            stack_p='number of transistors in a stack.',
            stack_n='number of transistors in a stack.',
            w_p='pmos width.',
            w_n='nmos width.',
            ridx_p='pmos row index.',
            ridx_n='nmos row index.',
            sig_locs='Optional dictionary of user defined signal locations',
            is_guarded='True if it there should be guard ring around the cell',
            min_len_mode='A Dictionary specfiying min_len_mode for connections',
            vertical_out='True to have output pin on vertical layer',
            vertical_in='True to have input pins on vertical layer.  Only used if is_guarded=True',
            vertical_sup='True to have supply unconnected on conn_layer.',
        )

    @classmethod
    def get_default_param_values(cls) -> Dict[str, Any]:
        return dict(
            w_p=0,
            w_n=0,
            ridx_p=-1,
            ridx_n=0,
            seg=-1,
            seg_p=-1,
            seg_n=-1,
            stack_p=1,
            stack_n=1,
            sig_locs={},
            is_guarded=False,
            min_len_mode=dict(
                in0=MinLenMode.NONE,
                in1=MinLenMode.NONE,
                in2=MinLenMode.NONE,
                out=MinLenMode.MIDDLE,
            ),
            vertical_out=True,
            vertical_in=True,
            vertical_sup=False,
        )

    def draw_layout(self) -> None:
        pinfo = MOSBasePlaceInfo.make_place_info(self.grid, self.params['pinfo'])
        self.draw_base(pinfo)

        seg: int = self.params['seg']
        seg_p: int = self.params['seg_p']
        seg_n: int = self.params['seg_n']

        if seg_p <= 0:
            seg_p = seg
        if seg_n <= 0:
            seg_n = seg
        if seg_p <= 0 or seg_n <= 0:
            raise ValueError('Invalid segments.')

        w_p: int = self.params['w_p']
        w_n: int = self.params['w_n']
        stack_p: int = self.params['stack_p']
        stack_n: int = self.params['stack_n']
        ridx_p: int = self.params['ridx_p']
        ridx_n: int = self.params['ridx_n']
        sig_locs: Mapping[str, Union[float, HalfInt]] = self.params['sig_locs']
        is_guarded: bool = self.params['is_guarded']
        mlm: Dict[str, MinLenMode] = self.params['min_len_mode']
        vertical_out: bool = self.params['vertical_out']
        vertical_in: bool = self.params['vertical_in']
        vertical_sup: bool = self.params['vertical_sup']

        hm_layer = self.conn_layer + 1
        vm_layer = hm_layer + 1
        if self.top_layer < vm_layer:
            raise ValueError(f'MOSBasePlaceInfo top layer must be at least {vm_layer}')

        pun_wider = seg_p * stack_p > seg_n * stack_n
        seg_equal = seg_n == seg_p
        stack_equal = stack_n == stack_p
        stack_n_odd = stack_n & 1
        stack_p_odd = stack_p & 1

        if self._pdn_series:
            draw_pdn = self.draw_series_network
            draw_pun = self.draw_parallel_network

            pdn_kwargs = dict(w=w_n, seg=seg_n, stack=stack_n, ridx=ridx_n, is_nmos=True, sig_locs=sig_locs)
            pun_kwargs = dict(w=w_p, seg=seg_p, stack=stack_p, ridx=ridx_p,
                              split=seg_equal and stack_equal)
        else:
            draw_pdn = self.draw_parallel_network
            draw_pun = self.draw_series_network

            pdn_kwargs = dict(w=w_n, seg=seg_n, stack=stack_n, ridx=ridx_n,
                              split=seg_equal and stack_equal)
            pun_kwargs = dict(w=w_p, seg=seg_p, stack=stack_p, ridx=ridx_p, is_nmos=False, sig_locs=sig_locs)

        if pun_wider:
            p_warrs, p_tot_col = draw_pun(**pun_kwargs)
            n_warrs, _ = draw_pdn(**pdn_kwargs, ref_width=p_tot_col)
        else:
            n_warrs, n_tot_col = draw_pdn(**pdn_kwargs)
            p_warrs, _ = draw_pun(**pun_kwargs, ref_width=n_tot_col)

        pg_warrs, pout_warrs, vdd_warrs = p_warrs
        ng_warrs, nout_warrs, vss_warrs = n_warrs

        self.set_mos_size()

        xr = self.bound_box.xh

        if vertical_sup:
            self.add_pin('VDD', vdd_warrs, connect=True)
            self.add_pin('VSS', vss_warrs, connect=True)
        else:
            ns_tid = self.get_track_id(ridx_n, MOSWireType.DS_GATE, wire_name='sup')
            ps_tid = self.get_track_id(ridx_p, MOSWireType.DS_GATE, wire_name='sup')
            vss = self.connect_to_tracks(vss_warrs, ns_tid, track_lower=0, track_upper=xr)
            vdd = self.connect_to_tracks(vdd_warrs, ps_tid, track_lower=0, track_upper=xr)

            self.add_pin('VSS', vss)
            self.add_pin('VDD', vdd)

        tr_manager = self.tr_manager
        tr_w_h = tr_manager.get_width(hm_layer, 'sig')

        mlm_ins = [mlm.get(f'in{i}', None) for i in range(self._num_in)]

        # Use vm_layer for in connection for the following conditions:
        # 1. There should be a guard ring around the cell
        # 2. stack_n != stack_p
        # 3. stack_n == stack_p, but seg_n != seg_p for odd stack
        use_in_vm = is_guarded or not stack_equal or (stack_n_odd and seg_n != seg_p)

        vm_tidxs = {k: v for k, v in sig_locs.items() if
                    k.startswith('in') and use_in_vm or k == 'out'}
        vm_tidx_min = self.grid.coord_to_track(vm_layer, self.bound_box.xl, RoundMode.GREATER_EQ)
        vm_tidx_max = self.grid.coord_to_track(vm_layer, self.bound_box.xh, RoundMode.LESS_EQ)

        nd_tidx = sig_locs.get('nout',
                               self.get_track_index(ridx_n, MOSWireType.DS_GATE, wire_name='sig',
                                                    wire_idx=-1))
        nd_tid = TrackID(hm_layer, nd_tidx, width=tr_w_h)

        pd_tidx = sig_locs.get('pout',
                               self.get_track_index(ridx_p, MOSWireType.DS_GATE, wire_name='sig'))
        pd_tid = TrackID(hm_layer, pd_tidx, width=tr_w_h)

        mlm_out = mlm.get('out', MinLenMode.MIDDLE)
        nout = self.connect_to_tracks(nout_warrs, nd_tid, min_len_mode=mlm_out)
        pout = self.connect_to_tracks(pout_warrs, pd_tid, min_len_mode=mlm_out)
        if vertical_out:
            if 'out' not in vm_tidxs:
                if self._pdn_series:
                    out_coord = nout.middle if stack_n_odd or not pun_wider else pout.middle
                else:
                    out_coord = pout.middle if stack_p_odd or pun_wider else nout.middle
                init_out_vm_tidx = self.grid.coord_to_track(vm_layer, out_coord,
                                                            mode=RoundMode.GREATER_EQ)
                out_vm_tidx = self._get_closest_unused_tidx(vm_tidxs, vm_layer, init_out_vm_tidx,
                                                            tidx_min=vm_tidx_min,
                                                            tidx_max=vm_tidx_max)
                vm_tidxs['out'] = out_vm_tidx
            out = self.connect_to_tracks([pout, nout], TrackID(vm_layer, vm_tidxs['out']))
            self.add_pin('pout', pout, hide=True)
            self.add_pin('nout', nout, hide=True)
            self.add_pin('out', out)
        else:
            self.add_pin('pout', pout, label='out:')
            self.add_pin('nout', nout, label='out:')

        nin_tid = self._get_hm_tid_list(ridx_n, sig_locs, 'nin', stack_n, hm_layer, tr_w_h, True)
        if use_in_vm:
            tr_w_v = tr_manager.get_width(vm_layer, 'sig')
            pin_tid = self._get_hm_tid_list(ridx_p, sig_locs, 'pin', stack_p, hm_layer, tr_w_h,
                                            False)

            for i in range(self._num_in):
                if f'in{i}' in vm_tidxs:
                    continue
                coord = round(self.bound_box.xl + (self.bound_box.xh - self.bound_box.xl) * (
                        i / (self._num_in - 1)))
                init_in_vm_tidx = self.grid.coord_to_track(vm_layer, coord, RoundMode.NEAREST)
                in_vm_tidx = self._get_closest_unused_tidx(vm_tidxs, vm_layer, init_in_vm_tidx,
                                                           tidx_min=vm_tidx_min,
                                                           tidx_max=vm_tidx_max)
                vm_tidxs[f'in{i}'] = in_vm_tidx

            for i, (n_g, p_g, ntid, ptid, mlm_in) in enumerate(
                    zip(ng_warrs, pg_warrs, nin_tid, pin_tid, mlm_ins)):
                n_in = self.connect_to_tracks(n_g, ntid, min_len_mode=mlm_in)
                p_in = self.connect_to_tracks(p_g, ptid, min_len_mode=mlm_in)

                if vertical_in:
                    self.add_pin(f'nin<{i}>', n_in, hide=True)
                    self.add_pin(f'pin<{i}>', p_in, hide=True)
                    in_vm = self.connect_to_tracks([n_in, p_in],
                                                   TrackID(vm_layer, vm_tidxs[f'in{i}'],
                                                           width=tr_w_v))
                    self.add_pin(f'in<{i}>', in_vm)
                else:
                    self.add_pin(f'nin<{i}>', n_in, label=f'in<{i}>:')
                    self.add_pin(f'pin<{i}>', p_in, label=f'in<{i}>:')
        else:
            in_vms = [[] for _ in range(self._num_in)]
            in_warrs = []
            for i, (n_g, p_g, tid, mlm_in, in_vm) in enumerate(
                    zip(ng_warrs, pg_warrs, nin_tid, mlm_ins, in_vms)):
                in_warrs.append(self.connect_to_tracks(n_g + p_g, tid, min_len_mode=mlm_in,
                                                       ret_wire_list=in_vm))

            for i, (in_warr, in_vm) in enumerate(zip(in_warrs, in_vms)):
                self.add_pin(f'nin<{i}>', in_warr, hide=True)
                self.add_pin(f'pin<{i}>', in_warr, hide=True)
                self.add_pin(f'in<{i}>', in_vm)

        self.sch_params = dict(
            seg_p=seg_p,
            seg_n=seg_n,
            lch=self.place_info.lch,
            w_p=self.place_info.get_row_place_info(ridx_p).row_info.width if w_p == 0 else w_p,
            w_n=self.place_info.get_row_place_info(ridx_n).row_info.width if w_n == 0 else w_n,
            th_n=self.place_info.get_row_place_info(ridx_n).row_info.threshold,
            th_p=self.place_info.get_row_place_info(ridx_p).row_info.threshold,
            stack_p=stack_p,
            stack_n=stack_n,
            num_in=self._num_in
        )

    def draw_series_network(self, w: int, seg: int, stack: int, ridx: int, **kwargs: Any
                            ) -> Tuple[Tuple[List[List[WireArray]], List[WireArray],
                                             List[WireArray]], int]:
        if stack & 1:
            return self.draw_series_network_stack_odd(w, seg, stack, ridx, **kwargs)
        else:
            return self.draw_series_network_stack_even(w, seg, stack, ridx)

    def draw_parallel_network(self, w: int, seg: int, stack: int, ridx: int, **kwargs: Any
                              ) -> Tuple[Tuple[List[List[WireArray]], List[WireArray],
                                               List[WireArray]], int]:
        if stack & 1:
            return self.draw_parallel_network_stack_odd(w, seg, stack, ridx, **kwargs)
        else:
            return self.draw_parallel_network_stack_even(w, seg, stack, ridx)

    def draw_series_network_stack_even(self, w: int, seg: int, stack: int, ridx: int
                                       ) -> Tuple[Tuple[List[List[WireArray]], List[WireArray],
                                                        List[WireArray]], int]:
        ports = self.add_mos(ridx, 0, seg, w=w, g_on_s=False, stack=self._num_in * stack,
                             sep_g=True)
        g_warrs = self._get_g_idx_list_stack_even(ports.g, seg, stack)
        return (g_warrs, [ports.d], [ports.s]), self._num_in * seg * stack

    def draw_parallel_network_stack_even(self, w: int, seg: int, stack: int, ridx: int
                                         ) -> Tuple[Tuple[List[List[WireArray]], List[WireArray],
                                                          List[WireArray]], int]:
        ports = self.add_mos(ridx, 0, self._num_in * seg, w=w, g_on_s=False, stack=stack,
                             sep_g=True)
        g_warrs = self._get_g_idx_list_stack_even(ports.g, seg, stack)
        return (g_warrs, [ports.d], [ports.s]), self._num_in * seg * stack

    def draw_series_network_stack_odd(self, w: int, seg: int, stack: int, ridx: int,
                                      is_nmos: bool, sig_locs: Mapping[str, Union[float, HalfInt]], ref_width: int = 0
                                      ) -> Tuple[Tuple[List[List[WireArray]], List[WireArray],
                                                       List[WireArray]], int]:
        ports_0, ports_1, ports_2, tot_col = self.draw_network_shared_stack_odd(w, seg, stack, ridx,
                                                                                ref_width)

        sup_warrs = [ports_0.s]
        out_warrs = [ports_2.d]
        g_warrs = [[ports_0.g], [ports_1.g], [ports_2.g]]

        mid0_tid = self.get_track_id(ridx, MOSWireType.DS, wire_name='sig', wire_idx=-1 if is_nmos else 0)
        mid1_tid = self.get_track_id(ridx, MOSWireType.DS, wire_name='sig', wire_idx=-2 if is_nmos else 1)
        if is_nmos:
            nout_tidx = sig_locs.get('nout', self.get_track_index(ridx, MOSWireType.DS, 'sig', -1))
            if mid1_tid.base_index == nout_tidx:
                mid0_tid, mid1_tid = mid1_tid, mid0_tid
        else:
            pout_tidx = sig_locs.get('pout', self.get_track_index(ridx, MOSWireType.DS, 'sig', 0))
            if mid1_tid.base_index == pout_tidx:
                mid0_tid, mid1_tid = mid1_tid, mid0_tid
        self.connect_to_tracks([ports_0.d, ports_1.s], mid0_tid)
        self.connect_to_tracks([ports_1.d, ports_2.s], mid1_tid)

        return (g_warrs, out_warrs, sup_warrs), tot_col

    def draw_parallel_network_stack_odd(self, w: int, seg: int, stack: int, ridx: int,
                                        split: bool = True, ref_width: int = 0
                                        ) -> Tuple[Tuple[List[List[WireArray]], List[WireArray],
                                                         List[WireArray]], int]:
        ports_0, ports_1, ports_2, tot_col = self.draw_network_shared_stack_odd(w, seg, stack, ridx,
                                                                                ref_width)
        sup_warrs = [ports_0.s, ports_1.s, ports_2.s]
        out_warrs = [ports_0.d, ports_1.d, ports_2.d]
        g_warrs = [[ports_0.g], [ports_1.g], [ports_2.g]]

        return (g_warrs, out_warrs, sup_warrs), tot_col

    def draw_network_shared_stack_odd(self, w: int, seg: int, stack: int, ridx: int,
                                      ref_width: int = 0) \
            -> Tuple[MOSPorts, MOSPorts, MOSPorts, int]:
        tot_col = seg * stack * 3 + 2 * self.min_sep_col
        if tot_col < ref_width:
            cur_col = (ref_width - tot_col) // 2
        else:
            cur_col = 0
        g_on_s = bool(seg & 1)

        ports_0 = self.add_mos(ridx, cur_col, seg, w=w, g_on_s=g_on_s, stack=stack)
        cur_col += seg * stack + self.min_sep_col
        ports_1 = self.add_mos(ridx, cur_col + seg * stack, seg, w=w, g_on_s=g_on_s, stack=stack, flip_lr=True)
        cur_col += seg * stack + self.min_sep_col
        ports_2 = self.add_mos(ridx, cur_col, seg, w=w, g_on_s=g_on_s, stack=stack)

        return ports_0, ports_1, ports_2, tot_col

    def _get_gate_in_stack_even(self, idx: int, stack: int) -> int:
        """
        Left to right
        0, 1, 2, ..., nports-1, nports-1, nports-2, ..., 0, 0, 1, ...
        each element is repeated by number of stacks
        """
        q, r = divmod(2 * idx // stack, self._num_in)
        if q & 1:  # q is odd
            return self._num_in - 1 - r
        else:
            return r

    def _get_g_idx_list_stack_even(self, g_warr: WireArray, seg: int, stack: int
                                   ) -> List[List[WireArray]]:
        rv: List[List[WireArray]] = [[] for _ in range(self._num_in)]
        for idx in range(self._num_in * seg * stack // 2):
            rv[self._get_gate_in_stack_even(idx, stack)].append(g_warr[idx])
        return rv

    def _get_closest_unused_tidx(self, sig_locs: Mapping[str, Union[float, HalfInt]], layer: int,
                                 tidx_init: HalfInt, tidx_min: HalfInt = None,
                                 tidx_max: HalfInt = None) -> HalfInt:
        if tidx_min is None and tidx_max is None:
            raise ValueError(f"Either tidx_min or tidx_max has to be defined")

        if tidx_min is not None:
            tidx_init = max(tidx_init, tidx_min)
        elif tidx_max is not None:
            tidx_init = min(tidx_init, tidx_max)

        if tidx_min is not None and tidx_max is not None:
            tidx_high = tidx_init
            tidx_low = tidx_init
            while tidx_low >= tidx_min and tidx_high <= tidx_max:
                if not self._check_tidx_unavailable(tidx_low, sig_locs):
                    return tidx_low
                tidx_low = self.tr_manager.get_next_track(layer, tidx_low, 'sig', 'sig', up=False)
                if not self._check_tidx_unavailable(tidx_high, sig_locs):
                    return tidx_high
                tidx_high = self.tr_manager.get_next_track(layer, tidx_high, 'sig', 'sig', up=True)
            if tidx_low < tidx_min and tidx_high > tidx_max:
                raise ValueError("Cannot find unused track")
            if tidx_low < tidx_min:
                tidx_min = None
                tidx_init = tidx_high
            else:
                tidx_max = None
                tidx_init = tidx_low

        tidx = tidx_init
        if tidx_min is None:
            while tidx <= tidx_max:
                if not self._check_tidx_unavailable(tidx, sig_locs):
                    return tidx
                tidx = self.tr_manager.get_next_track(layer, tidx, 'sig', 'sig', up=True)
            raise ValueError("Cannot find unused track")

        elif tidx_max is None:
            while tidx >= tidx_min:
                if not self._check_tidx_unavailable(tidx, sig_locs):
                    return tidx
                tidx = self.tr_manager.get_next_track(layer, tidx, 'sig', 'sig', up=False)
            raise ValueError("Cannot find unused track")

    @staticmethod
    def _check_tidx_unavailable(tidx: HalfInt,
                                sig_locs: Mapping[str, Union[float, HalfInt]]) -> bool:
        return any([abs(tidx - used_tidx) < 1 for used_tidx in sig_locs.values()])

    def _get_hm_tid_list(self, ridx: int, sig_locs: Mapping[str, Union[float, HalfInt]],
                         key_name: str, stack: int, hm_layer: int, tr_w_h: int, up: bool
                         ) -> List[TrackID]:
        in_tidx = list(get_adj_tidx_list(self, ridx, sig_locs, MOSWireType.G, key_name, up))
        if f'{key_name}2' not in sig_locs:
            in_tidx.append(
                self.tr_manager.get_next_track(hm_layer, in_tidx[1], 'sig', 'sig', up=up))
        else:
            in2_tidx = sig_locs[f'{key_name}2']
            if in2_tidx in in_tidx:
                raise ValueError('in0, in1, and in2 must all be on different tracks')
            in_tidx.append(in2_tidx)
        in_tid = [TrackID(hm_layer, tidx, width=tr_w_h) for tidx in in_tidx]
        return in_tid


class NAND3Core(NANDNOR3Core):
    """
    A 3-input NAND gate.
    Due to the similarities between NAND and NOR, please look at NANDNOR3Core for most of
    the implementation.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        NANDNOR3Core.__init__(self, temp_db, params, **kwargs)
        self._pdn_series = True

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__nand


class NOR3Core(NANDNOR3Core):
    """
    A 3-input NOR gate.
    Due to the similarities between NAND and NOR, please look at NANDNOR3Core for most of
    the implementation.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        NANDNOR3Core.__init__(self, temp_db, params, **kwargs)
        self._pdn_series = False

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__nor


class NOR2Core(MOSBase):
    """
    A 2-input NOR gate.

    'out' and 'in' pin direction is determined by vertical_out and vertical_in flags, respectively
    but regardless, in0_vm, in1_vm, out_vm, and out_hm are always available, and also if
    connect_inputs is True in0_hm, in1_hm will also be available.

    Assumes:

        1. PMOS row above NMOS row.
        2. PMOS gate connections on bottom, NMOS gate connections on top.
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        MOSBase.__init__(self, temp_db, params, **kwargs)

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__nor

    @classmethod
    def get_params_info(cls) -> Dict[str, str]:
        return dict(
            pinfo='The MOSBasePlaceInfo object.',
            seg='Number of segments.',
            seg_p='Number of segments of pmos.',
            seg_n='Number of segments of nmos.',
            stack_p='number of transistors in a stack.',
            stack_n='number of transistors in a stack.',
            w_p='pmos width.',
            w_n='nmos width.',
            ridx_p='pmos row index.',
            ridx_n='nmos row index.',
            sig_locs='Optional dictionary of user defined signal locations',
            is_guarded='True if it there should be guard ring around the cell',
            min_len_mode='A Dictionary specfiying min_len_mode for connections',
            vertical_out='True to have output pin on vertical layer',
            vertical_in='True to have input pins on vertical layer.  Only used if is_guarded=True',
            vertical_sup='True to have supply unconnected on conn_layer.',
        )

    @classmethod
    def get_default_param_values(cls) -> Dict[str, Any]:
        return dict(
            w_p=0,
            w_n=0,
            ridx_p=-1,
            ridx_n=0,
            seg=-1,
            seg_p=-1,
            seg_n=-1,
            stack_p=1,
            stack_n=1,
            sig_locs={},
            is_guarded=False,
            min_len_mode=dict(
                in0=MinLenMode.NONE,
                in1=MinLenMode.NONE,
                out=MinLenMode.MIDDLE,
            ),
            vertical_out=True,
            vertical_in=True,
            vertical_sup=False,
        )

    def draw_layout(self) -> None:
        pinfo = MOSBasePlaceInfo.make_place_info(self.grid, self.params['pinfo'])
        self.draw_base(pinfo)

        seg: int = self.params['seg']
        seg_p: int = self.params['seg_p']
        seg_n: int = self.params['seg_n']

        if seg_p <= 0:
            seg_p = seg
        if seg_n <= 0:
            seg_n = seg
        if seg_p <= 0 or seg_n <= 0:
            raise ValueError('Invalid segments.')

        w_p: int = self.params['w_p']
        w_n: int = self.params['w_n']
        stack_p: int = self.params['stack_p']
        stack_n: int = self.params['stack_n']
        ridx_p: int = self.params['ridx_p']
        ridx_n: int = self.params['ridx_n']
        sig_locs: Dict[str, float] = self.params['sig_locs']
        is_guarded: bool = self.params['is_guarded']
        mlm: Dict[str, MinLenMode] = self.params['min_len_mode']
        vertical_out: bool = self.params['vertical_out']
        vertical_in: bool = self.params['vertical_in']
        vertical_sup: bool = self.params['vertical_sup']

        hm_layer = self.conn_layer + 1
        vm_layer = hm_layer + 1
        if self.top_layer < vm_layer:
            raise ValueError(f'MOSBasePlaceInfo top layer must be at least {vm_layer}')

        tot_col = 2 * max(seg_p * stack_p, seg_n * stack_n)
        self.set_mos_size(tot_col)

        if is_guarded is False and stack_n != stack_p:
            raise ValueError(f'If is_guarded is False, then the layout generator requires that '
                             f'stack_n = {stack_n} == stack_p = {stack_p}.')

        pports = self.add_nand2(ridx_p, 0, seg_p, w=w_p, stack=stack_p)
        nports = self.add_nand2(ridx_n, 0, seg_n, w=w_n, stack=stack_n, other=True)

        xr = self.bound_box.xh
        if vertical_sup:
            self.add_pin('VDD', pports.s, connect=True)
            self.add_pin('VSS', nports.s, connect=True)
        else:
            ns_tid = self.get_track_id(ridx_n, MOSWireType.DS_GATE, wire_name='sup')
            ps_tid = self.get_track_id(ridx_p, MOSWireType.DS_GATE, wire_name='sup')
            vdd = self.connect_to_tracks(pports.s, ps_tid, track_lower=0, track_upper=xr)
            vss = self.connect_to_tracks(nports.s, ns_tid, track_lower=0, track_upper=xr)
            self.add_pin('VDD', vdd)
            self.add_pin('VSS', vss)

        tr_manager = self.tr_manager
        tr_w_h = tr_manager.get_width(hm_layer, 'sig')
        tr_w_v = tr_manager.get_width(vm_layer, 'sig')
        mlm_in0 = mlm.get('in0', None)
        mlm_in1 = mlm.get('in1', None)
        nin_tid = get_adj_tid_list(self, ridx_n, sig_locs, MOSWireType.G, 'nin', True, tr_w_h)
        pin_tid = get_adj_tid_list(self, ridx_p, sig_locs, MOSWireType.G, 'pin', False, tr_w_h)

        if is_guarded:
            n_in0 = self.connect_to_tracks(nports.g0, nin_tid[0], min_len_mode=mlm_in0)
            n_in1 = self.connect_to_tracks(nports.g1, nin_tid[1], min_len_mode=mlm_in1)
            p_in0 = self.connect_to_tracks(pports.g0, pin_tid[0], min_len_mode=mlm_in0)
            p_in1 = self.connect_to_tracks(pports.g1, pin_tid[1], min_len_mode=mlm_in1)
            in0_tidx = sig_locs.get('in0', self.grid.coord_to_track(vm_layer, self.bound_box.xl,
                                                                    RoundMode.GREATER_EQ))
            in1_tidx = sig_locs.get('in1', self.grid.coord_to_track(vm_layer, self.bound_box.xh,
                                                                    RoundMode.LESS_EQ))
            if vertical_in:
                in0_vm = self.connect_to_tracks([n_in0, p_in0],
                                                TrackID(vm_layer, in0_tidx, width=tr_w_v))
                in1_vm = self.connect_to_tracks([n_in1, p_in1],
                                                TrackID(vm_layer, in1_tidx, width=tr_w_v))
                self.add_pin('in<0>', in0_vm)
                self.add_pin('in<1>', in1_vm)
                self.add_pin('nin<0>', n_in0, hide=True)
                self.add_pin('nin<1>', n_in1, hide=True)
                self.add_pin('pin<0>', p_in0, hide=True)
                self.add_pin('pin<1>', p_in1, hide=True)
            else:
                self.add_pin('nin<0>', n_in0, label='in<0>:')
                self.add_pin('nin<1>', n_in1, label='in<1>:')
                self.add_pin('pin<0>', p_in0, label='in<0>:')
                self.add_pin('pin<1>', p_in1, label='in<1>:')
        else:
            key_name = 'nin' if any(k in sig_locs for k in ['nin', 'nin0']) else 'pin'
            in_tid = get_adj_tid_list(self, ridx_n, sig_locs, MOSWireType.G, key_name, True, tr_w_h)
            in0_vm, in1_vm = [], []
            in0 = self.connect_to_tracks(list(chain(nports.g0, pports.g0)), in_tid[0],
                                         min_len_mode=mlm_in0, ret_wire_list=in0_vm)
            in1 = self.connect_to_tracks(list(chain(nports.g1, pports.g1)), in_tid[1],
                                         min_len_mode=mlm_in0, ret_wire_list=in1_vm)
            self.add_pin('nin<0>', in0, hide=True)
            self.add_pin('pin<0>', in0, hide=True)
            self.add_pin('nin<1>', in1, hide=True)
            self.add_pin('pin<1>', in1, hide=True)
            self.add_pin('in<0>', in0_vm)
            self.add_pin('in<1>', in1_vm)

        pd_tidx = sig_locs.get('pout',
                               self.get_track_index(ridx_p, MOSWireType.DS_GATE,
                                                    wire_name='sig', wire_idx=0))
        pd_tid = TrackID(hm_layer, pd_tidx, width=tr_w_h)
        mlm_out = mlm.get('out', MinLenMode.MIDDLE)
        if self.can_short_adj_tracks and not is_guarded:
            # we can short adjacent source/drain tracks together, so we can avoid going to vm_layer
            out = self.connect_to_tracks([pports.d, nports.d], pd_tid, min_len_mode=mlm_out)
            self.add_pin('pout', out, hide=True)
            self.add_pin('out', nports.d)
        else:
            # need to use vm_layer to short adjacent tracks.
            nd_tidx = sig_locs.get('nout',
                                   self.get_track_index(ridx_n, MOSWireType.DS_GATE,
                                                        wire_name='sig', wire_idx=-1))
            nd_tid = TrackID(hm_layer, nd_tidx, width=tr_w_h)
            nout = self.connect_to_tracks(nports.d, nd_tid, min_len_mode=mlm_out)
            pout = self.connect_to_tracks(pports.d, pd_tid, min_len_mode=mlm_out)
            vm_tidx = sig_locs.get('out', self.grid.coord_to_track(vm_layer, nout.middle,
                                                                   mode=RoundMode.GREATER_EQ))
            w_sig_vm = self.tr_manager.get_width(vm_layer, 'sig')
            if vertical_out:
                out = self.connect_to_tracks([pout, nout], TrackID(vm_layer, vm_tidx, w_sig_vm))
                self.add_pin('pout', pout, hide=True)
                self.add_pin('nout', nout, hide=True)
                self.add_pin('out', out)
            else:
                self.add_pin('pout', pout, label='out:')
                self.add_pin('nout', nout, label='out:')

        self.sch_params = dict(
            seg_p=seg_p,
            seg_n=seg_n,
            lch=self.place_info.lch,
            w_p=self.place_info.get_row_place_info(ridx_p).row_info.width if w_p == 0 else w_p,
            w_n=self.place_info.get_row_place_info(ridx_n).row_info.width if w_n == 0 else w_n,
            th_n=self.place_info.get_row_place_info(ridx_n).row_info.threshold,
            th_p=self.place_info.get_row_place_info(ridx_p).row_info.threshold,
            stack_p=stack_p,
            stack_n=stack_n,
        )


class PassGateCore(MOSBase):
    """CMOS pass gate
    """

    def __init__(self, temp_db: TemplateDB, params: Param, **kwargs: Any) -> None:
        MOSBase.__init__(self, temp_db, params, **kwargs)

    @classmethod
    def get_schematic_class(cls) -> Optional[Type[Module]]:
        return bag3_digital__passgate

    @classmethod
    def get_params_info(cls) -> Dict[str, str]:
        return dict(
            pinfo='The MOSBasePlaceInfo object.',
            seg='Number of segments.',
            seg_p='segments of pmos',
            seg_n='segments of nmos',
            w_p='pmos width.',
            w_n='nmos width.',
            ridx_p='pmos row index.',
            ridx_n='nmos row index.',
            sig_locs='Optional dictionary of user defined signal locations',
            vertical_out='whether output pin (d) on vm_layer',
            vertical_in='whether input pin (s) on vm_layer, only relevant if is_guarded = True.',
            is_guarded='True if it there should be guard ring around the cell',
            vertical_sup='True to have supply unconnected on conn_layer.',
        )

    @classmethod
    def get_default_param_values(cls) -> Dict[str, Any]:
        return dict(
            seg=-1,
            seg_p=-1,
            seg_n=-1,
            w_p=0,
            w_n=0,
            ridx_p=-1,
            ridx_n=0,
            sig_locs={},
            vertical_out=True,
            vertical_in=True,
            vertical_sup=False,
            is_guarded=False,
        )

    def draw_layout(self) -> None:
        pinfo = MOSBasePlaceInfo.make_place_info(self.grid, self.params['pinfo'])
        self.draw_base(pinfo)

        seg: int = self.params['seg']
        seg_p: int = self.params['seg_p']
        seg_n: int = self.params['seg_n']
        w_p: int = self.params['w_p']
        w_n: int = self.params['w_n']
        ridx_p: int = self.params['ridx_p']
        ridx_n: int = self.params['ridx_n']
        sig_locs: Mapping[str, Union[float, HalfInt]] = self.params['sig_locs']
        vertical_out: bool = self.params['vertical_out']
        vertical_in: bool = self.params['vertical_in']
        vertical_sup: bool = self.params['vertical_sup']
        is_guarded: bool = self.params['is_guarded']

        if seg_p <= 0:
            seg_p = seg
        if seg_n <= 0:
            seg_n = seg
        if seg_p <= 0 or seg_n <= 0:
            raise ValueError('Invalid segments.')

        hm_layer = self.conn_layer + 1
        vm_layer = hm_layer + 1
        if vertical_out and pinfo.top_layer < vm_layer:
            raise ValueError(f'MOSBasePlaceInfo top layer must be at least {vm_layer}')

        pports = self.add_mos(ridx_p, 0, seg_p, w=w_p)
        nports = self.add_mos(ridx_n, 0, seg_n, w=w_n)
        self.set_mos_size()

        # VDD/VSS wires
        if not vertical_sup:
            xr = self.bound_box.xh
            ns_tid = self.get_track_id(ridx_n, MOSWireType.DS_GATE, wire_name='sup')
            ps_tid = self.get_track_id(ridx_p, MOSWireType.DS_GATE, wire_name='sup')
            vss = self.add_wires(hm_layer, ns_tid.base_index, 0, xr, width=ns_tid.width)
            vdd = self.add_wires(hm_layer, ps_tid.base_index, 0, xr, width=ps_tid.width)
            self.add_pin('VDD', vdd)
            self.add_pin('VSS', vss)

        # input will connect on the track id aligned with transistor's source
        tr_manager = self.tr_manager
        tr_w_h = tr_manager.get_width(hm_layer, 'sig')
        tr_w_v = tr_manager.get_width(vm_layer, 'sig')
        en_tidx = sig_locs.get('en', self.get_track_index(ridx_n, MOSWireType.G, wire_name='sig'))
        enb_tidx = sig_locs.get('enb', self.get_track_index(ridx_p, MOSWireType.G,
                                                            wire_name='sig', wire_idx=-1))
        nd_tidx = sig_locs.get('nd',
                               self.get_track_index(ridx_n, MOSWireType.DS_GATE,
                                                    wire_name='sig', wire_idx=-1))
        pd_tidx = sig_locs.get('pd',
                               self.get_track_index(ridx_p, MOSWireType.DS_GATE, wire_name='sig'))

        en_warr = self.connect_to_tracks(nports.g, TrackID(hm_layer, en_tidx, width=tr_w_h))
        enb_warr = self.connect_to_tracks(pports.g, TrackID(hm_layer, enb_tidx, width=tr_w_h))
        nd_warr = self.connect_to_tracks(nports.d, TrackID(hm_layer, nd_tidx, width=tr_w_h))
        pd_warr = self.connect_to_tracks(pports.d, TrackID(hm_layer, pd_tidx, width=tr_w_h))

        self.add_pin('nd', nd_warr, hide=True)
        self.add_pin('pd', pd_warr, hide=True)
        if vertical_out:
            in_tid = TrackID(vm_layer,
                             self.grid.coord_to_track(vm_layer, nd_warr.middle,
                                                      mode=RoundMode.NEAREST),
                             width=tr_w_v)

            in_warr = self.connect_to_tracks([nd_warr, pd_warr], track_id=in_tid)
            self.add_pin('d', in_warr)  # pin on vm layer
        else:
            self.add_pin('d', [nd_warr, pd_warr])

        if is_guarded:
            tr_man = self.tr_manager
            ns_tidx = sig_locs.get('ns', tr_man.get_next_track(hm_layer, nd_tidx, 'sig', 'sig'))
            ps_tidx = sig_locs.get('ps', tr_man.get_next_track(hm_layer, pd_tidx, 'sig', 'sig',
                                                               up=False))

            ps_warr = self.connect_to_tracks(nports.s, TrackID(hm_layer, ns_tidx, width=tr_w_h))
            ns_warr = self.connect_to_tracks(pports.s, TrackID(hm_layer, ps_tidx, width=tr_w_h))

            if vertical_in:
                s_tidx = self.grid.find_next_track(vm_layer, ns_warr.lower,
                                                   tr_width=tr_w_v, mode=RoundMode.GREATER_EQ)
                s_tidx = sig_locs.get('s', s_tidx)
                s_warr = self.connect_to_tracks([ps_warr, ns_warr],
                                                TrackID(vm_layer, s_tidx, width=tr_w_v))
                self.add_pin('s', s_warr)

            self.add_pin('ns', ns_warr, hide=True)
            self.add_pin('ps', ps_warr, hide=True)
        else:
            s_tidx = sig_locs.get('s', None)
            if s_tidx is None:
                s_tidx = sig_locs.get('ns', None)
                if s_tidx is None:
                    s_tidx = sig_locs.get('ps', self.grid.get_middle_track(en_tidx, enb_tidx))
            s_warr = self.connect_to_tracks([nports.s, pports.s],
                                            TrackID(hm_layer, s_tidx, width=tr_w_h))
            self.add_pin('ns', s_warr, hide=True)
            self.add_pin('ps', s_warr, hide=True)
            self.add_pin('s', s_warr)

        self.add_pin('en', en_warr)
        self.add_pin('enb', enb_warr)

        self.sch_params = dict(
            lch=self.place_info.lch,
            seg_p=seg_p,
            seg_n=seg_n,
            w_n=self.place_info.get_row_place_info(ridx_n).row_info.width if w_n == 0 else w_n,
            w_p=self.place_info.get_row_place_info(ridx_p).row_info.width if w_p == 0 else w_p,
            th_n=self.place_info.get_row_place_info(ridx_n).row_info.threshold,
            th_p=self.place_info.get_row_place_info(ridx_p).row_info.threshold,
        )


def get_adj_tidx_list(layout: MOSBase, ridx: int, sig_locs: Mapping[str, Union[float, HalfInt]],
                      wtype: MOSWireType, prefix: str, up: bool) -> Tuple[HalfInt, HalfInt]:
    """Helper method that gives two adjacent signal wires, with sig_locs override."""
    hm_layer = layout.conn_layer + 1

    out0 = sig_locs.get(prefix + '0', None)
    if out0 is not None:
        # user specify output track index for both parities
        out1 = sig_locs[prefix + '1']
    else:
        out0 = sig_locs.get(prefix, None)
        if out0 is not None:
            # user only specify one index.
            out1 = layout.tr_manager.get_next_track(hm_layer, out0, 'sig', 'sig', up=up)
        else:
            # use default track indices
            widx = 0 if up else -1
            out0 = layout.get_track_index(ridx, wtype, wire_name='sig', wire_idx=widx)
            out1 = layout.tr_manager.get_next_track(hm_layer, out0, 'sig', 'sig', up=up)

    if out0 == out1:
        raise ValueError(f'{prefix}0 and {prefix}1 must be on different tracks.')

    return out0, out1


def get_adj_tid_list(layout: MOSBase, ridx: int, sig_locs: Mapping[str, Union[float, HalfInt]],
                     wtype: MOSWireType, prefix: str, up: bool, tr_w_h: int
                     ) -> Tuple[TrackID, TrackID]:
    hm_layer = layout.conn_layer + 1
    out0, out1 = get_adj_tidx_list(layout, ridx, sig_locs, wtype, prefix, up)
    return TrackID(hm_layer, out0, width=tr_w_h), TrackID(hm_layer, out1, width=tr_w_h)
