Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '4vfx20.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE.
   "system" is an NCD, version 3.2, device xc4vfx20, package ff672, speed -10
This design is using the default stepping level (major silicon revision) for
this device (0). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '1'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Wed Jun 23 12:51:56 2010

/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/bitgen -w -g CclkPin:PULLUP -g TdoPin:PULLNONE -g M1Pin:PULLDOWN -g DonePin:PULLUP -g DriveDone:No -g StartUpClk:JTAGCLK -g DONE_cycle:4 -g GTS_cycle:5 -g M0Pin:PULLUP -g M2Pin:PULLUP -g ProgPin:PULLUP -g TckPin:PULLUP -g TdiPin:PULLUP -g TmsPin:PULLUP -g DonePipe:No -g GWE_cycle:6 -g Match_cycle:NoWait -g LCK_cycle:NoWait -g Security:NONE -g Persist:No system.ncd 

Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable*              |
+----------------------+----------------------+
| DebugBitstream       | No*                  |
+----------------------+----------------------+
| ConfigRate           | 4*                   |
+----------------------+----------------------+
| StartupClk           | JtagClk              |
+----------------------+----------------------+
| CclkPin              | Pullup**             |
+----------------------+----------------------+
| DonePin              | Pullup**             |
+----------------------+----------------------+
| HswapenPin           | Pullup*              |
+----------------------+----------------------+
| M0Pin                | Pullup**             |
+----------------------+----------------------+
| M1Pin                | Pulldown             |
+----------------------+----------------------+
| M2Pin                | Pullup**             |
+----------------------+----------------------+
| PowerdownPin         | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| InitPin              | Pullup*              |
+----------------------+----------------------+
| CsPin                | Pullup*              |
+----------------------+----------------------+
| DinPin               | Pullup*              |
+----------------------+----------------------+
| BusyPin              | Pullup*              |
+----------------------+----------------------+
| RdWrPin              | Pullup*              |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullnone             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown*            |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| Match_cycle          | NoWait               |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No**                 |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF*          |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| DCIUpdateMode        | AsRequired*          |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No*                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from system.pcf.



INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0' updated to placement 'RAMB16_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_1' updated to placement 'RAMB16_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_2' updated to placement 'RAMB16_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_3' updated to placement 'RAMB16_X3Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_4' updated to placement 'RAMB16_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_5' updated to placement 'RAMB16_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_6' updated to placement 'RAMB16_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_7' updated to placement 'RAMB16_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_8' updated to placement 'RAMB16_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_9' updated to placement 'RAMB16_X2Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_10' updated to placement 'RAMB16_X2Y13' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_11' updated to placement 'RAMB16_X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_12' updated to placement 'RAMB16_X4Y6' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_13' updated to placement 'RAMB16_X3Y3' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_14' updated to placement 'RAMB16_X4Y4' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_15' updated to placement 'RAMB16_X4Y3' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_16' updated to placement 'RAMB16_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_17' updated to placement 'RAMB16_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_18' updated to placement 'RAMB16_X3Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_19' updated to placement 'RAMB16_X3Y5' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_20' updated to placement 'RAMB16_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_21' updated to placement 'RAMB16_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_22' updated to placement 'RAMB16_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_23' updated to placement 'RAMB16_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_24' updated to placement 'RAMB16_X3Y8' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_25' updated to placement 'RAMB16_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_26' updated to placement 'RAMB16_X1Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_27' updated to placement 'RAMB16_X2Y9' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_28' updated to placement 'RAMB16_X4Y5' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_29' updated to placement 'RAMB16_X3Y4' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_30' updated to placement 'RAMB16_X4Y2' from design.


INFO:Data2MEM:100 - BRAM 'plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_31' updated to placement 'RAMB16_X3Y2' from design.

Running DRC.
WARNING:PhysDesignRules:1843 - One or more MGTs are being used in this design.
   Evaluate the SelectIO-To-MGT Crosstalk section of the Virtex-4 RocketIO
   Multi-Gigabit Transceiver User Guide to ensure that the design SelectIO usage
   meets the guidelines to minimize the impact on MGT performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST/CLKOUT is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<1> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<2> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<3> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<4> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<5> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<6> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST/CLKOUT is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<1> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<2> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<3> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<4> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<5> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST/cd/CLK<6> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.D
   CM_ADV_INST, consult the device Data Sheet.
INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp
   DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_A
   DV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM1_INST/Using_DCM_ADV.D
   CM_ADV_INST, consult the device Data Sheet.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<0>_x_x_x/TX1N_OUT<0>_x_x_x>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<0>_x_x/TX1N_OUT<0>_x_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<0>_x/TX1N_OUT<0>_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<0>/TX1N_OUT<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<1>_x_x_x/TX1N_OUT<1>_x_x_x>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<1>_x_x/TX1N_OUT<1>_x_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<1>_x/TX1N_OUT<1>_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1N_OUT<1>/TX1N_OUT<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<0>_x_x_x/TX1P_OUT<0>_x_x_x>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<0>_x_x/TX1P_OUT<0>_x_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<0>_x/TX1P_OUT<0>_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<0>/TX1P_OUT<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<1>_x_x_x/TX1P_OUT<1>_x_x_x>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<1>_x_x/TX1P_OUT<1>_x_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<1>_x/TX1P_OUT<1>_x> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <TX1P_OUT<1>/TX1P_OUT<1>> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 33 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses:/opt/Xilinx/11.5/EDK/data/core_l
icenses' in /home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc4vfx20' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.06' for ISE expires in
6 days after which you will not qualify for Xilinx software updates or new
releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
