***HDLBits***

# HDL Bits Solutions
## Problem sets
- Getting Started
- Verilog Language
- Circuits
## [Getting Started]
```bash
module top_module(output one);
  assign one=1;
endmodule
```
## [Output Zero]
```bash
module top_modulw(output zero);
  assign zero=0;
endmodule
```
