// Seed: 2081610226
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  always $display;
  logic [7:0][1 'h0] id_3 = 1'b0;
  supply0 id_4 = 1;
  assign id_3 = 1 !=? id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    output tri1 id_4,
    output tri0 id_5,
    input wor void id_6,
    output wor id_7,
    output tri id_8
);
  tri0 id_10 = id_10 == 1;
  always id_7 = id_1;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_4 = 0;
  always $display(1);
endmodule
