#Start recording tcl command: 5/14/2025 11:47:48
#Project Location: D:/RTL_FPGA/VHDL/aula23_sub_paralelo; Project name: aula23_sub_paralelo
prj_project new -name "aula23_sub_paralelo" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/subtractor_2complement.vhd"
file copy -force -- "D:/RTL_FPGA/VHDL/sum_component/sum_1bit.vhd" "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source"
prj_src add "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source/sum_1bit.vhd"
file copy -force -- "D:/RTL_FPGA/VERILOG/fulladder/fulladder.v" "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source"
prj_src add "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source/fulladder.v"
prj_src remove "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source/sum_1bit.vhd"
file copy -force -- "D:/RTL_FPGA/VERILOG/fulladder/fulladder4bits.v" "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source"
prj_src add "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source/fulladder4bits.v"
file copy -force -- "D:/RTL_FPGA/VERILOG/aula19_clah/param_clah.vhd" "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source"
prj_src add "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source/param_clah.vhd"
prj_src remove "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source/fulladder4bits.v"
prj_src remove "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/impl1/source/fulladder.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/VHDL/aula23_sub_paralelo/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "subtractor_complement_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_project save
prj_project close
#Stop recording: 5/14/2025 20:13:58
