#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov  7 13:24:50 2018
# Process ID: 5000
# Current directory: /users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project
# Command line: vivado -mode batch -source tcl/build_ipcore_interface.tcl
# Log file: /users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/vivado.log
# Journal file: /users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/vivado.jou
#-----------------------------------------------------------
source tcl/build_ipcore_interface.tcl
# set design command_interface
# set projdir ./project_ipcores/accelerator_interface
# set script_dir [file dirname [info script]]
# set origin_dir "$script_dir/.."
# set partname "xc7z010clg400-1"
# set boardpart "digilentinc.com:zybo:part0:1.0"
# set hdl_files [list \
#     [file normalize $origin_dir/src/ipcore_interface/command_interface.v         ] \
#     [file normalize $origin_dir/src/ipcore_interface/command_interface_S00_AXI.v ] ]
# set ip_files []
# set constraints_files []
# set clk_s00_axi "s00_axi_aclk"
# create_project -force $design $projdir -part $partname 
# set_property target_language Verilog [current_project]
# set_property source_mgmt_mode None [current_project]
# if {$boardpart != ""} {
# set_property "board_part" $boardpart [current_project]
# }
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     create_fileset -srcset sources_1
# }
# add_files -norecurse -fileset [get_filesets sources_1] $hdl_files
# if {[string equal [get_filesets -quiet constraints_1] ""]} {
#   create_fileset -constrset constraints_1
# }
# if {[llength $constraints_files] != 0} {
#     add_files -norecurse -fileset [get_filesets constraints_1] $constraints_files
# }
# if {[llength $ip_files] != 0} {
#     
#     #Add to fileset
#     add_files -norecurse -fileset [get_filesets sources_1] $ip_files
#    
#     #RERUN/UPGRADE IP
#     upgrade_ip [get_ips]
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project -root_dir $projdir
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/ipcore_interface/command_interface_S00_AXI.v' appears to be outside of the project area '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/project_ipcores/accelerator_interface'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/ipcore_interface/command_interface.v' appears to be outside of the project area '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/project_ipcores/accelerator_interface'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/ipcore_interface/command_interface_S00_AXI.v' appears to be outside of the project area '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/project_ipcores/accelerator_interface'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
CRITICAL WARNING: [IP_Flow 19-459] IP file '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/src/ipcore_interface/command_interface.v' appears to be outside of the project area '/users/start2017/r0634161/Git/Project-DDP/actual_project/hw_project/project_ipcores/accelerator_interface'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-2228] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
# ipx::associate_bus_interfaces -busif s00_axi -clock $clk_s00_axi [ipx::current_core]
# ipx::remove_memory_map {s00_axi} [ipx::current_core]
# ipx::add_memory_map {s00_axi} [ipx::current_core]
# set_property slave_memory_map_ref {s00_axi} [ipx::get_bus_interfaces s00_axi -of_objects [ipx::current_core]]
# ipx::add_address_block {axi_lite} [ipx::get_memory_maps s00_axi -of_objects [ipx::current_core]]
# set_property range {65536} [ipx::get_address_blocks axi_lite -of_objects \
#     [ipx::get_memory_maps s00_axi -of_objects [ipx::current_core]]]
# set_property vendor              {cosic}                        [ipx::current_core]
# set_property library             {fturan}                       [ipx::current_core]
# set_property taxonomy            {{/AXI_Infrastructure}}        [ipx::current_core]
# set_property vendor_display_name {COSIC}                        [ipx::current_core]
# set_property company_url         {www.esat.kuleuven.be/cosic/}  [ipx::current_core]
# set_property supported_families  { \
#                      {virtex7}    {Production} \
#                      {qvirtex7}   {Production} \
#                      {kintex7}    {Production} \
#                      {kintex7l}   {Production} \
#                      {qkintex7}   {Production} \
#                      {qkintex7l}  {Production} \
#                      {artix7}     {Production} \
#                      {artix7l}    {Production} \
#                      {aartix7}    {Production} \
#                      {qartix7}    {Production} \
#                      {zynq}       {Production} \
#                      {qzynq}      {Production} \
#                      {azynq}      {Production} \
#                      }   [ipx::current_core]
# ipx::create_xgui_files [ipx::current_core]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# ipx::check_integrity -quiet [ipx::current_core]
# ipx::archive_core [concat $projdir/$design.zip] [ipx::current_core]
# set_msg_config -suppress -id {IP_Flow 19-731}
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 13:25:04 2018...
