{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590379220383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590379220383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 12:00:20 2020 " "Processing started: Mon May 25 12:00:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590379220383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590379220383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590379220383 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1590379222602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectClock " "Found entity 1: projectClock" {  } { { "projectClock.bdf" "" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379223008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379223008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_1-a " "Found design unit 1: counterSecond_1-a" {  } { { "counterSecond_1.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterSecond_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224352 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_1 " "Found entity 1: counterSecond_1" {  } { { "counterSecond_1.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterSecond_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-a " "Found design unit 1: display-a" {  } { { "display.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224399 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputsix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputsix-a " "Found design unit 1: outputsix-a" {  } { { "outputsix.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/outputsix.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224446 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputsix " "Found entity 1: outputsix" {  } { { "outputsix.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/outputsix.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_10-a " "Found design unit 1: counterSecond_10-a" {  } { { "counterSecond_10.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterSecond_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224493 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_10 " "Found entity 1: counterSecond_10" {  } { { "counterSecond_10.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterSecond_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectorand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorAND-a " "Found design unit 1: vectorAND-a" {  } { { "vectorAND.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectorAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224525 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorAND " "Found entity 1: vectorAND" {  } { { "vectorAND.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectorAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectoror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectoror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorOR-a " "Found design unit 1: vectorOR-a" {  } { { "vectorOR.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectorOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224556 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorOR " "Found entity 1: vectorOR" {  } { { "vectorOR.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectorOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_1-a " "Found design unit 1: counterHour_1-a" {  } { { "counterHour_1.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterHour_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224602 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_1 " "Found entity 1: counterHour_1" {  } { { "counterHour_1.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterHour_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_10-a " "Found design unit 1: counterHour_10-a" {  } { { "counterHour_10.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterHour_10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224649 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_10 " "Found entity 1: counterHour_10" {  } { { "counterHour_10.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/counterHour_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379224649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590379224649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectClock " "Elaborating entity \"projectClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590379224885 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vectortest.vhd 2 1 " "Using design file vectortest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectortest-a " "Found design unit 1: vectortest-a" {  } { { "vectortest.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectortest.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379225056 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectortest " "Found entity 1: vectortest" {  } { { "vectortest.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectortest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379225056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590379225056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectortest vectortest:inst3 " "Elaborating entity \"vectortest\" for hierarchy \"vectortest:inst3\"" {  } { { "projectClock.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 496 1360 1536 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorOR vectorOR:inst12 " "Elaborating entity \"vectorOR\" for hierarchy \"vectorOR:inst12\"" {  } { { "projectClock.bdf" "inst12" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 496 1104 1360 640 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorAND vectorAND:inst4 " "Elaborating entity \"vectorAND\" for hierarchy \"vectorAND:inst4\"" {  } { { "projectClock.bdf" "inst4" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 416 768 1016 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(15) " "VHDL Process Statement warning at vectorAND.vhd(15): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectorAND.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590379225149 "|projectClock|vectorAND:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(17) " "VHDL Process Statement warning at vectorAND.vhd(17): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/vectorAND.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590379225149 "|projectClock|vectorAND:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputsix outputsix:inst2 " "Elaborating entity \"outputsix\" for hierarchy \"outputsix:inst2\"" {  } { { "projectClock.bdf" "inst2" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 264 512 664 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225164 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIN outputsix.vhd(15) " "VHDL Process Statement warning at outputsix.vhd(15): signal \"SIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "outputsix.vhd" "" { Text "//vmware-host/Shared Folders/VHDL/projectClock/outputsix.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590379225196 "|projectClock|outputsix:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379225385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590379225385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst1 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst1\"" {  } { { "projectClock.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 208 56 176 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590379225603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590379225603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst1\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst1\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst " "Elaborating entity \"display\" for hierarchy \"display:inst\"" {  } { { "projectClock.bdf" "inst" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 208 248 392 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_1 counterSecond_1:inst7 " "Elaborating entity \"counterSecond_1\" for hierarchy \"counterSecond_1:inst7\"" {  } { { "projectClock.bdf" "inst7" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 312 192 336 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_10 counterSecond_10:inst5 " "Elaborating entity \"counterSecond_10\" for hierarchy \"counterSecond_10:inst5\"" {  } { { "projectClock.bdf" "inst5" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 408 192 360 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_1 counterHour_1:inst13 " "Elaborating entity \"counterHour_1\" for hierarchy \"counterHour_1:inst13\"" {  } { { "projectClock.bdf" "inst13" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 696 200 368 776 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379225899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_10 counterHour_10:inst15 " "Elaborating entity \"counterHour_10\" for hierarchy \"counterHour_10:inst15\"" {  } { { "projectClock.bdf" "inst15" { Schematic "//vmware-host/Shared Folders/VHDL/projectClock/projectClock.bdf" { { 800 208 360 880 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590379226025 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1590379227601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590379228695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590379228695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590379229039 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590379229039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590379229039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590379229039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590379229119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 12:00:29 2020 " "Processing ended: Mon May 25 12:00:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590379229119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590379229119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590379229119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590379229119 ""}
