
Bai4_I2C_Realtimeclock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c3c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000304c  08006dcc  08006dcc  00007dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e18  08009e18  0000b088  2**0
                  CONTENTS
  4 .ARM          00000008  08009e18  08009e18  0000ae18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e20  08009e20  0000b088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e20  08009e20  0000ae20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e24  08009e24  0000ae24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009e28  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b088  2**0
                  CONTENTS
 10 .bss          00000310  20000088  20000088  0000b088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000398  20000398  0000b088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b088  2**0
                  CONTENTS, READONLY
 13 .debug_info   000128dc  00000000  00000000  0000b0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034c1  00000000  00000000  0001d994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001270  00000000  00000000  00020e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e3d  00000000  00000000  000220c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023ad5  00000000  00000000  00022f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018acb  00000000  00000000  000469da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0753  00000000  00000000  0005f4a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012fbf8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005084  00000000  00000000  0012fc3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  00134cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006db4 	.word	0x08006db4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08006db4 	.word	0x08006db4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2108      	movs	r1, #8
 80005a4:	4802      	ldr	r0, [pc, #8]	@ (80005b0 <button_init+0x14>)
 80005a6:	f002 fe9b 	bl	80032e0 <HAL_GPIO_WritePin>
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40020c00 	.word	0x40020c00

080005b4 <button_Scan>:

void button_Scan(){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2108      	movs	r1, #8
 80005be:	482f      	ldr	r0, [pc, #188]	@ (800067c <button_Scan+0xc8>)
 80005c0:	f002 fe8e 	bl	80032e0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2108      	movs	r1, #8
 80005c8:	482c      	ldr	r0, [pc, #176]	@ (800067c <button_Scan+0xc8>)
 80005ca:	f002 fe89 	bl	80032e0 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 80005ce:	230a      	movs	r3, #10
 80005d0:	2202      	movs	r2, #2
 80005d2:	492b      	ldr	r1, [pc, #172]	@ (8000680 <button_Scan+0xcc>)
 80005d4:	482b      	ldr	r0, [pc, #172]	@ (8000684 <button_Scan+0xd0>)
 80005d6:	f004 fdd4 	bl	8005182 <HAL_SPI_Receive>
	  int button_index = 0;
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 80005de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005e2:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	e03f      	b.n	800066a <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	db06      	blt.n	80005fe <button_Scan+0x4a>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	dc03      	bgt.n	80005fe <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic thì spi gửi ko giống như button trên mạch
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	3304      	adds	r3, #4
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	e018      	b.n	8000630 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cần convert lại cho nó đúng với thứ tự mình mún
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b03      	cmp	r3, #3
 8000602:	dd07      	ble.n	8000614 <button_Scan+0x60>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b07      	cmp	r3, #7
 8000608:	dc04      	bgt.n	8000614 <button_Scan+0x60>
			  button_index = 7 - i;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f1c3 0307 	rsb	r3, r3, #7
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e00d      	b.n	8000630 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b07      	cmp	r3, #7
 8000618:	dd06      	ble.n	8000628 <button_Scan+0x74>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2b0b      	cmp	r3, #11
 800061e:	dc03      	bgt.n	8000628 <button_Scan+0x74>
			  button_index = i + 4;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3304      	adds	r3, #4
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	e003      	b.n	8000630 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	f1c3 0317 	rsb	r3, r3, #23
 800062e:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000630:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <button_Scan+0xcc>)
 8000632:	881a      	ldrh	r2, [r3, #0]
 8000634:	897b      	ldrh	r3, [r7, #10]
 8000636:	4013      	ands	r3, r2
 8000638:	b29b      	uxth	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d005      	beq.n	800064a <button_Scan+0x96>
 800063e:	4a12      	ldr	r2, [pc, #72]	@ (8000688 <button_Scan+0xd4>)
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	2100      	movs	r1, #0
 8000644:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000648:	e009      	b.n	800065e <button_Scan+0xaa>
		  else button_count[button_index]++;
 800064a:	4a0f      	ldr	r2, [pc, #60]	@ (8000688 <button_Scan+0xd4>)
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000652:	3301      	adds	r3, #1
 8000654:	b299      	uxth	r1, r3
 8000656:	4a0c      	ldr	r2, [pc, #48]	@ (8000688 <button_Scan+0xd4>)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800065e:	897b      	ldrh	r3, [r7, #10]
 8000660:	085b      	lsrs	r3, r3, #1
 8000662:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	3301      	adds	r3, #1
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2b0f      	cmp	r3, #15
 800066e:	ddbc      	ble.n	80005ea <button_Scan+0x36>
	  }
}
 8000670:	bf00      	nop
 8000672:	bf00      	nop
 8000674:	3710      	adds	r7, #16
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40020c00 	.word	0x40020c00
 8000680:	200000c4 	.word	0x200000c4
 8000684:	200001a8 	.word	0x200001a8
 8000688:	200000a4 	.word	0x200000a4

0800068c <get_max_date>:
/* Function Implementation ---------------------------------------------------*/

/**
 * @brief Get the max date for a given month/year (simple leap year check)
 */
static uint8_t get_max_date(uint8_t month, uint8_t year) {
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	460a      	mov	r2, r1
 8000696:	71fb      	strb	r3, [r7, #7]
 8000698:	4613      	mov	r3, r2
 800069a:	71bb      	strb	r3, [r7, #6]
    if (month == 2) {
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	2b02      	cmp	r3, #2
 80006a0:	d109      	bne.n	80006b6 <get_max_date+0x2a>
        if (year % 4 == 0) { // Basic leap year check
 80006a2:	79bb      	ldrb	r3, [r7, #6]
 80006a4:	f003 0303 	and.w	r3, r3, #3
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d101      	bne.n	80006b2 <get_max_date+0x26>
            return 29;
 80006ae:	231d      	movs	r3, #29
 80006b0:	e010      	b.n	80006d4 <get_max_date+0x48>
        } else {
            return 28;
 80006b2:	231c      	movs	r3, #28
 80006b4:	e00e      	b.n	80006d4 <get_max_date+0x48>
        }
    } else if (month == 4 || month == 6 || month == 9 || month == 11) {
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	2b04      	cmp	r3, #4
 80006ba:	d008      	beq.n	80006ce <get_max_date+0x42>
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	2b06      	cmp	r3, #6
 80006c0:	d005      	beq.n	80006ce <get_max_date+0x42>
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	2b09      	cmp	r3, #9
 80006c6:	d002      	beq.n	80006ce <get_max_date+0x42>
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	2b0b      	cmp	r3, #11
 80006cc:	d101      	bne.n	80006d2 <get_max_date+0x46>
        return 30;
 80006ce:	231e      	movs	r3, #30
 80006d0:	e000      	b.n	80006d4 <get_max_date+0x48>
    } else {
        return 31;
 80006d2:	231f      	movs	r3, #31
    }
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	370c      	adds	r7, #12
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <increment_setting>:

/**
 * @brief Increment the temporary setting value based on current parameter
 */
static void increment_setting(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
    uint8_t max_date;
    switch(set_time_param) {
 80006e6:	4b50      	ldr	r3, [pc, #320]	@ (8000828 <increment_setting+0x148>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	2b06      	cmp	r3, #6
 80006ec:	f200 8097 	bhi.w	800081e <increment_setting+0x13e>
 80006f0:	a201      	add	r2, pc, #4	@ (adr r2, 80006f8 <increment_setting+0x18>)
 80006f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f6:	bf00      	nop
 80006f8:	08000715 	.word	0x08000715
 80006fc:	08000739 	.word	0x08000739
 8000700:	0800075f 	.word	0x0800075f
 8000704:	08000785 	.word	0x08000785
 8000708:	080007ab 	.word	0x080007ab
 800070c:	080007db 	.word	0x080007db
 8000710:	080007fd 	.word	0x080007fd
        case SET_HOUR: temp_hour = (temp_hour + 1) % 24; break;
 8000714:	4b45      	ldr	r3, [pc, #276]	@ (800082c <increment_setting+0x14c>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	1c5a      	adds	r2, r3, #1
 800071a:	4b45      	ldr	r3, [pc, #276]	@ (8000830 <increment_setting+0x150>)
 800071c:	fb83 1302 	smull	r1, r3, r3, r2
 8000720:	1099      	asrs	r1, r3, #2
 8000722:	17d3      	asrs	r3, r2, #31
 8000724:	1ac9      	subs	r1, r1, r3
 8000726:	460b      	mov	r3, r1
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	440b      	add	r3, r1
 800072c:	00db      	lsls	r3, r3, #3
 800072e:	1ad1      	subs	r1, r2, r3
 8000730:	b2ca      	uxtb	r2, r1
 8000732:	4b3e      	ldr	r3, [pc, #248]	@ (800082c <increment_setting+0x14c>)
 8000734:	701a      	strb	r2, [r3, #0]
 8000736:	e072      	b.n	800081e <increment_setting+0x13e>
        case SET_MIN:  temp_min = (temp_min + 1) % 60; break;
 8000738:	4b3e      	ldr	r3, [pc, #248]	@ (8000834 <increment_setting+0x154>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	1c5a      	adds	r2, r3, #1
 800073e:	4b3e      	ldr	r3, [pc, #248]	@ (8000838 <increment_setting+0x158>)
 8000740:	fb83 1302 	smull	r1, r3, r3, r2
 8000744:	4413      	add	r3, r2
 8000746:	1159      	asrs	r1, r3, #5
 8000748:	17d3      	asrs	r3, r2, #31
 800074a:	1ac9      	subs	r1, r1, r3
 800074c:	460b      	mov	r3, r1
 800074e:	011b      	lsls	r3, r3, #4
 8000750:	1a5b      	subs	r3, r3, r1
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	1ad1      	subs	r1, r2, r3
 8000756:	b2ca      	uxtb	r2, r1
 8000758:	4b36      	ldr	r3, [pc, #216]	@ (8000834 <increment_setting+0x154>)
 800075a:	701a      	strb	r2, [r3, #0]
 800075c:	e05f      	b.n	800081e <increment_setting+0x13e>
        case SET_SEC:  temp_sec = (temp_sec + 1) % 60; break;
 800075e:	4b37      	ldr	r3, [pc, #220]	@ (800083c <increment_setting+0x15c>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	1c5a      	adds	r2, r3, #1
 8000764:	4b34      	ldr	r3, [pc, #208]	@ (8000838 <increment_setting+0x158>)
 8000766:	fb83 1302 	smull	r1, r3, r3, r2
 800076a:	4413      	add	r3, r2
 800076c:	1159      	asrs	r1, r3, #5
 800076e:	17d3      	asrs	r3, r2, #31
 8000770:	1ac9      	subs	r1, r1, r3
 8000772:	460b      	mov	r3, r1
 8000774:	011b      	lsls	r3, r3, #4
 8000776:	1a5b      	subs	r3, r3, r1
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	1ad1      	subs	r1, r2, r3
 800077c:	b2ca      	uxtb	r2, r1
 800077e:	4b2f      	ldr	r3, [pc, #188]	@ (800083c <increment_setting+0x15c>)
 8000780:	701a      	strb	r2, [r3, #0]
 8000782:	e04c      	b.n	800081e <increment_setting+0x13e>
        case SET_DAY:  temp_day = (temp_day % 7) + 1; break; // 1 (Mon) - 7 (Sun)
 8000784:	4b2e      	ldr	r3, [pc, #184]	@ (8000840 <increment_setting+0x160>)
 8000786:	781a      	ldrb	r2, [r3, #0]
 8000788:	4b2e      	ldr	r3, [pc, #184]	@ (8000844 <increment_setting+0x164>)
 800078a:	fba3 1302 	umull	r1, r3, r3, r2
 800078e:	1ad1      	subs	r1, r2, r3
 8000790:	0849      	lsrs	r1, r1, #1
 8000792:	440b      	add	r3, r1
 8000794:	0899      	lsrs	r1, r3, #2
 8000796:	460b      	mov	r3, r1
 8000798:	00db      	lsls	r3, r3, #3
 800079a:	1a5b      	subs	r3, r3, r1
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	3301      	adds	r3, #1
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	4b26      	ldr	r3, [pc, #152]	@ (8000840 <increment_setting+0x160>)
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	e039      	b.n	800081e <increment_setting+0x13e>
        case SET_DATE:
            max_date = get_max_date(temp_month, temp_year);
 80007aa:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <increment_setting+0x168>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	4a27      	ldr	r2, [pc, #156]	@ (800084c <increment_setting+0x16c>)
 80007b0:	7812      	ldrb	r2, [r2, #0]
 80007b2:	4611      	mov	r1, r2
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff ff69 	bl	800068c <get_max_date>
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
            temp_date = (temp_date % max_date) + 1;
 80007be:	4b24      	ldr	r3, [pc, #144]	@ (8000850 <increment_setting+0x170>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	79fa      	ldrb	r2, [r7, #7]
 80007c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80007c8:	fb01 f202 	mul.w	r2, r1, r2
 80007cc:	1a9b      	subs	r3, r3, r2
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	3301      	adds	r3, #1
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000850 <increment_setting+0x170>)
 80007d6:	701a      	strb	r2, [r3, #0]
            break;
 80007d8:	e021      	b.n	800081e <increment_setting+0x13e>
        case SET_MONTH: temp_month = (temp_month % 12) + 1; break;
 80007da:	4b1b      	ldr	r3, [pc, #108]	@ (8000848 <increment_setting+0x168>)
 80007dc:	781a      	ldrb	r2, [r3, #0]
 80007de:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <increment_setting+0x174>)
 80007e0:	fba3 1302 	umull	r1, r3, r3, r2
 80007e4:	08d9      	lsrs	r1, r3, #3
 80007e6:	460b      	mov	r3, r1
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	440b      	add	r3, r1
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	1ad3      	subs	r3, r2, r3
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	3301      	adds	r3, #1
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4b14      	ldr	r3, [pc, #80]	@ (8000848 <increment_setting+0x168>)
 80007f8:	701a      	strb	r2, [r3, #0]
 80007fa:	e010      	b.n	800081e <increment_setting+0x13e>
        case SET_YEAR:  temp_year = (temp_year + 1) % 100; break;
 80007fc:	4b13      	ldr	r3, [pc, #76]	@ (800084c <increment_setting+0x16c>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	3301      	adds	r3, #1
 8000802:	4a15      	ldr	r2, [pc, #84]	@ (8000858 <increment_setting+0x178>)
 8000804:	fb82 1203 	smull	r1, r2, r2, r3
 8000808:	1151      	asrs	r1, r2, #5
 800080a:	17da      	asrs	r2, r3, #31
 800080c:	1a8a      	subs	r2, r1, r2
 800080e:	2164      	movs	r1, #100	@ 0x64
 8000810:	fb01 f202 	mul.w	r2, r1, r2
 8000814:	1a9a      	subs	r2, r3, r2
 8000816:	b2d2      	uxtb	r2, r2
 8000818:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <increment_setting+0x16c>)
 800081a:	701a      	strb	r2, [r3, #0]
 800081c:	bf00      	nop
    }
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000c7 	.word	0x200000c7
 800082c:	200000c9 	.word	0x200000c9
 8000830:	2aaaaaab 	.word	0x2aaaaaab
 8000834:	200000ca 	.word	0x200000ca
 8000838:	88888889 	.word	0x88888889
 800083c:	200000cb 	.word	0x200000cb
 8000840:	200000cc 	.word	0x200000cc
 8000844:	24924925 	.word	0x24924925
 8000848:	200000ce 	.word	0x200000ce
 800084c:	200000cf 	.word	0x200000cf
 8000850:	200000cd 	.word	0x200000cd
 8000854:	aaaaaaab 	.word	0xaaaaaaab
 8000858:	51eb851f 	.word	0x51eb851f

0800085c <decrement_setting>:

/**
 * @brief [NEW] Decrement the temporary setting value
 */
static void decrement_setting(void) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
    uint8_t max_date;
    switch(set_time_param) {
 8000862:	4b50      	ldr	r3, [pc, #320]	@ (80009a4 <decrement_setting+0x148>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	2b06      	cmp	r3, #6
 8000868:	f200 8097 	bhi.w	800099a <decrement_setting+0x13e>
 800086c:	a201      	add	r2, pc, #4	@ (adr r2, 8000874 <decrement_setting+0x18>)
 800086e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000872:	bf00      	nop
 8000874:	08000891 	.word	0x08000891
 8000878:	080008b7 	.word	0x080008b7
 800087c:	080008df 	.word	0x080008df
 8000880:	08000907 	.word	0x08000907
 8000884:	08000923 	.word	0x08000923
 8000888:	08000953 	.word	0x08000953
 800088c:	0800096f 	.word	0x0800096f
        case SET_HOUR: temp_hour = (temp_hour + 24 - 1) % 24; break;
 8000890:	4b45      	ldr	r3, [pc, #276]	@ (80009a8 <decrement_setting+0x14c>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	f103 0217 	add.w	r2, r3, #23
 8000898:	4b44      	ldr	r3, [pc, #272]	@ (80009ac <decrement_setting+0x150>)
 800089a:	fb83 1302 	smull	r1, r3, r3, r2
 800089e:	1099      	asrs	r1, r3, #2
 80008a0:	17d3      	asrs	r3, r2, #31
 80008a2:	1ac9      	subs	r1, r1, r3
 80008a4:	460b      	mov	r3, r1
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	440b      	add	r3, r1
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	1ad1      	subs	r1, r2, r3
 80008ae:	b2ca      	uxtb	r2, r1
 80008b0:	4b3d      	ldr	r3, [pc, #244]	@ (80009a8 <decrement_setting+0x14c>)
 80008b2:	701a      	strb	r2, [r3, #0]
 80008b4:	e071      	b.n	800099a <decrement_setting+0x13e>
        case SET_MIN:  temp_min = (temp_min + 60 - 1) % 60; break;
 80008b6:	4b3e      	ldr	r3, [pc, #248]	@ (80009b0 <decrement_setting+0x154>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	f103 023b 	add.w	r2, r3, #59	@ 0x3b
 80008be:	4b3d      	ldr	r3, [pc, #244]	@ (80009b4 <decrement_setting+0x158>)
 80008c0:	fb83 1302 	smull	r1, r3, r3, r2
 80008c4:	4413      	add	r3, r2
 80008c6:	1159      	asrs	r1, r3, #5
 80008c8:	17d3      	asrs	r3, r2, #31
 80008ca:	1ac9      	subs	r1, r1, r3
 80008cc:	460b      	mov	r3, r1
 80008ce:	011b      	lsls	r3, r3, #4
 80008d0:	1a5b      	subs	r3, r3, r1
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	1ad1      	subs	r1, r2, r3
 80008d6:	b2ca      	uxtb	r2, r1
 80008d8:	4b35      	ldr	r3, [pc, #212]	@ (80009b0 <decrement_setting+0x154>)
 80008da:	701a      	strb	r2, [r3, #0]
 80008dc:	e05d      	b.n	800099a <decrement_setting+0x13e>
        case SET_SEC:  temp_sec = (temp_sec + 60 - 1) % 60; break;
 80008de:	4b36      	ldr	r3, [pc, #216]	@ (80009b8 <decrement_setting+0x15c>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	f103 023b 	add.w	r2, r3, #59	@ 0x3b
 80008e6:	4b33      	ldr	r3, [pc, #204]	@ (80009b4 <decrement_setting+0x158>)
 80008e8:	fb83 1302 	smull	r1, r3, r3, r2
 80008ec:	4413      	add	r3, r2
 80008ee:	1159      	asrs	r1, r3, #5
 80008f0:	17d3      	asrs	r3, r2, #31
 80008f2:	1ac9      	subs	r1, r1, r3
 80008f4:	460b      	mov	r3, r1
 80008f6:	011b      	lsls	r3, r3, #4
 80008f8:	1a5b      	subs	r3, r3, r1
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	1ad1      	subs	r1, r2, r3
 80008fe:	b2ca      	uxtb	r2, r1
 8000900:	4b2d      	ldr	r3, [pc, #180]	@ (80009b8 <decrement_setting+0x15c>)
 8000902:	701a      	strb	r2, [r3, #0]
 8000904:	e049      	b.n	800099a <decrement_setting+0x13e>
        case SET_DAY:
            temp_day = (temp_day - 1);
 8000906:	4b2d      	ldr	r3, [pc, #180]	@ (80009bc <decrement_setting+0x160>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	3b01      	subs	r3, #1
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4b2b      	ldr	r3, [pc, #172]	@ (80009bc <decrement_setting+0x160>)
 8000910:	701a      	strb	r2, [r3, #0]
            if (temp_day < 1) temp_day = 7;
 8000912:	4b2a      	ldr	r3, [pc, #168]	@ (80009bc <decrement_setting+0x160>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d13a      	bne.n	8000990 <decrement_setting+0x134>
 800091a:	4b28      	ldr	r3, [pc, #160]	@ (80009bc <decrement_setting+0x160>)
 800091c:	2207      	movs	r2, #7
 800091e:	701a      	strb	r2, [r3, #0]
            break;
 8000920:	e036      	b.n	8000990 <decrement_setting+0x134>
        case SET_DATE:
            max_date = get_max_date(temp_month, temp_year);
 8000922:	4b27      	ldr	r3, [pc, #156]	@ (80009c0 <decrement_setting+0x164>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	4a27      	ldr	r2, [pc, #156]	@ (80009c4 <decrement_setting+0x168>)
 8000928:	7812      	ldrb	r2, [r2, #0]
 800092a:	4611      	mov	r1, r2
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fead 	bl	800068c <get_max_date>
 8000932:	4603      	mov	r3, r0
 8000934:	71fb      	strb	r3, [r7, #7]
            temp_date = (temp_date - 1);
 8000936:	4b24      	ldr	r3, [pc, #144]	@ (80009c8 <decrement_setting+0x16c>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	3b01      	subs	r3, #1
 800093c:	b2da      	uxtb	r2, r3
 800093e:	4b22      	ldr	r3, [pc, #136]	@ (80009c8 <decrement_setting+0x16c>)
 8000940:	701a      	strb	r2, [r3, #0]
            if (temp_date < 1) temp_date = max_date;
 8000942:	4b21      	ldr	r3, [pc, #132]	@ (80009c8 <decrement_setting+0x16c>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d124      	bne.n	8000994 <decrement_setting+0x138>
 800094a:	4a1f      	ldr	r2, [pc, #124]	@ (80009c8 <decrement_setting+0x16c>)
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	7013      	strb	r3, [r2, #0]
            break;
 8000950:	e020      	b.n	8000994 <decrement_setting+0x138>
        case SET_MONTH:
            temp_month = (temp_month - 1);
 8000952:	4b1b      	ldr	r3, [pc, #108]	@ (80009c0 <decrement_setting+0x164>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	3b01      	subs	r3, #1
 8000958:	b2da      	uxtb	r2, r3
 800095a:	4b19      	ldr	r3, [pc, #100]	@ (80009c0 <decrement_setting+0x164>)
 800095c:	701a      	strb	r2, [r3, #0]
            if (temp_month < 1) temp_month = 12;
 800095e:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <decrement_setting+0x164>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d118      	bne.n	8000998 <decrement_setting+0x13c>
 8000966:	4b16      	ldr	r3, [pc, #88]	@ (80009c0 <decrement_setting+0x164>)
 8000968:	220c      	movs	r2, #12
 800096a:	701a      	strb	r2, [r3, #0]
            break;
 800096c:	e014      	b.n	8000998 <decrement_setting+0x13c>
        case SET_YEAR:  temp_year = (temp_year + 100 - 1) % 100; break;
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <decrement_setting+0x168>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	3363      	adds	r3, #99	@ 0x63
 8000974:	4a15      	ldr	r2, [pc, #84]	@ (80009cc <decrement_setting+0x170>)
 8000976:	fb82 1203 	smull	r1, r2, r2, r3
 800097a:	1151      	asrs	r1, r2, #5
 800097c:	17da      	asrs	r2, r3, #31
 800097e:	1a8a      	subs	r2, r1, r2
 8000980:	2164      	movs	r1, #100	@ 0x64
 8000982:	fb01 f202 	mul.w	r2, r1, r2
 8000986:	1a9a      	subs	r2, r3, r2
 8000988:	b2d2      	uxtb	r2, r2
 800098a:	4b0e      	ldr	r3, [pc, #56]	@ (80009c4 <decrement_setting+0x168>)
 800098c:	701a      	strb	r2, [r3, #0]
 800098e:	e004      	b.n	800099a <decrement_setting+0x13e>
            break;
 8000990:	bf00      	nop
 8000992:	e002      	b.n	800099a <decrement_setting+0x13e>
            break;
 8000994:	bf00      	nop
 8000996:	e000      	b.n	800099a <decrement_setting+0x13e>
            break;
 8000998:	bf00      	nop
    }
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200000c7 	.word	0x200000c7
 80009a8:	200000c9 	.word	0x200000c9
 80009ac:	2aaaaaab 	.word	0x2aaaaaab
 80009b0:	200000ca 	.word	0x200000ca
 80009b4:	88888889 	.word	0x88888889
 80009b8:	200000cb 	.word	0x200000cb
 80009bc:	200000cc 	.word	0x200000cc
 80009c0:	200000ce 	.word	0x200000ce
 80009c4:	200000cf 	.word	0x200000cf
 80009c8:	200000cd 	.word	0x200000cd
 80009cc:	51eb851f 	.word	0x51eb851f

080009d0 <increment_alarm_setting>:

/**
 * @brief Increment the alarm setting value
 */
static void increment_alarm_setting(void) {
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
    switch(set_alarm_param) {
 80009d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a54 <increment_alarm_setting+0x84>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b02      	cmp	r3, #2
 80009da:	d02b      	beq.n	8000a34 <increment_alarm_setting+0x64>
 80009dc:	2b02      	cmp	r3, #2
 80009de:	dc34      	bgt.n	8000a4a <increment_alarm_setting+0x7a>
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d002      	beq.n	80009ea <increment_alarm_setting+0x1a>
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d012      	beq.n	8000a0e <increment_alarm_setting+0x3e>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 1) % 24; break;
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 1) % 60; break;
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break;
    }
}
 80009e8:	e02f      	b.n	8000a4a <increment_alarm_setting+0x7a>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 1) % 24; break;
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <increment_alarm_setting+0x88>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	1c5a      	adds	r2, r3, #1
 80009f0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a5c <increment_alarm_setting+0x8c>)
 80009f2:	fb83 1302 	smull	r1, r3, r3, r2
 80009f6:	1099      	asrs	r1, r3, #2
 80009f8:	17d3      	asrs	r3, r2, #31
 80009fa:	1ac9      	subs	r1, r1, r3
 80009fc:	460b      	mov	r3, r1
 80009fe:	005b      	lsls	r3, r3, #1
 8000a00:	440b      	add	r3, r1
 8000a02:	00db      	lsls	r3, r3, #3
 8000a04:	1ad1      	subs	r1, r2, r3
 8000a06:	b2ca      	uxtb	r2, r1
 8000a08:	4b13      	ldr	r3, [pc, #76]	@ (8000a58 <increment_alarm_setting+0x88>)
 8000a0a:	701a      	strb	r2, [r3, #0]
 8000a0c:	e01d      	b.n	8000a4a <increment_alarm_setting+0x7a>
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 1) % 60; break;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <increment_alarm_setting+0x90>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <increment_alarm_setting+0x94>)
 8000a16:	fb83 1302 	smull	r1, r3, r3, r2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	1159      	asrs	r1, r3, #5
 8000a1e:	17d3      	asrs	r3, r2, #31
 8000a20:	1ac9      	subs	r1, r1, r3
 8000a22:	460b      	mov	r3, r1
 8000a24:	011b      	lsls	r3, r3, #4
 8000a26:	1a5b      	subs	r3, r3, r1
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	1ad1      	subs	r1, r2, r3
 8000a2c:	b2ca      	uxtb	r2, r1
 8000a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <increment_alarm_setting+0x90>)
 8000a30:	701a      	strb	r2, [r3, #0]
 8000a32:	e00a      	b.n	8000a4a <increment_alarm_setting+0x7a>
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break;
 8000a34:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <increment_alarm_setting+0x98>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	bf0c      	ite	eq
 8000a3c:	2301      	moveq	r3, #1
 8000a3e:	2300      	movne	r3, #0
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	461a      	mov	r2, r3
 8000a44:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <increment_alarm_setting+0x98>)
 8000a46:	701a      	strb	r2, [r3, #0]
 8000a48:	bf00      	nop
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	200000c8 	.word	0x200000c8
 8000a58:	20000000 	.word	0x20000000
 8000a5c:	2aaaaaab 	.word	0x2aaaaaab
 8000a60:	200000d0 	.word	0x200000d0
 8000a64:	88888889 	.word	0x88888889
 8000a68:	200000d1 	.word	0x200000d1

08000a6c <decrement_alarm_setting>:

/**
 * @brief [NEW] Decrement the alarm setting value
 */
static void decrement_alarm_setting(void) {
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
    switch(set_alarm_param) {
 8000a70:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <decrement_alarm_setting+0x88>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	d02d      	beq.n	8000ad4 <decrement_alarm_setting+0x68>
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	dc36      	bgt.n	8000aea <decrement_alarm_setting+0x7e>
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d002      	beq.n	8000a86 <decrement_alarm_setting+0x1a>
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d013      	beq.n	8000aac <decrement_alarm_setting+0x40>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 24 - 1) % 24; break;
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 60 - 1) % 60; break;
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break; // Toggle is same
    }
}
 8000a84:	e031      	b.n	8000aea <decrement_alarm_setting+0x7e>
        case SET_ALARM_HOUR: alarm_hour = (alarm_hour + 24 - 1) % 24; break;
 8000a86:	4b1c      	ldr	r3, [pc, #112]	@ (8000af8 <decrement_alarm_setting+0x8c>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	f103 0217 	add.w	r2, r3, #23
 8000a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <decrement_alarm_setting+0x90>)
 8000a90:	fb83 1302 	smull	r1, r3, r3, r2
 8000a94:	1099      	asrs	r1, r3, #2
 8000a96:	17d3      	asrs	r3, r2, #31
 8000a98:	1ac9      	subs	r1, r1, r3
 8000a9a:	460b      	mov	r3, r1
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	440b      	add	r3, r1
 8000aa0:	00db      	lsls	r3, r3, #3
 8000aa2:	1ad1      	subs	r1, r2, r3
 8000aa4:	b2ca      	uxtb	r2, r1
 8000aa6:	4b14      	ldr	r3, [pc, #80]	@ (8000af8 <decrement_alarm_setting+0x8c>)
 8000aa8:	701a      	strb	r2, [r3, #0]
 8000aaa:	e01e      	b.n	8000aea <decrement_alarm_setting+0x7e>
        case SET_ALARM_MIN:  alarm_min = (alarm_min + 60 - 1) % 60; break;
 8000aac:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <decrement_alarm_setting+0x94>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	f103 023b 	add.w	r2, r3, #59	@ 0x3b
 8000ab4:	4b13      	ldr	r3, [pc, #76]	@ (8000b04 <decrement_alarm_setting+0x98>)
 8000ab6:	fb83 1302 	smull	r1, r3, r3, r2
 8000aba:	4413      	add	r3, r2
 8000abc:	1159      	asrs	r1, r3, #5
 8000abe:	17d3      	asrs	r3, r2, #31
 8000ac0:	1ac9      	subs	r1, r1, r3
 8000ac2:	460b      	mov	r3, r1
 8000ac4:	011b      	lsls	r3, r3, #4
 8000ac6:	1a5b      	subs	r3, r3, r1
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	1ad1      	subs	r1, r2, r3
 8000acc:	b2ca      	uxtb	r2, r1
 8000ace:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <decrement_alarm_setting+0x94>)
 8000ad0:	701a      	strb	r2, [r3, #0]
 8000ad2:	e00a      	b.n	8000aea <decrement_alarm_setting+0x7e>
        case SET_ALARM_ENABLE: alarm_enabled = !alarm_enabled; break; // Toggle is same
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <decrement_alarm_setting+0x9c>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	bf0c      	ite	eq
 8000adc:	2301      	moveq	r3, #1
 8000ade:	2300      	movne	r3, #0
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <decrement_alarm_setting+0x9c>)
 8000ae6:	701a      	strb	r2, [r3, #0]
 8000ae8:	bf00      	nop
}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	200000c8 	.word	0x200000c8
 8000af8:	20000000 	.word	0x20000000
 8000afc:	2aaaaaab 	.word	0x2aaaaaab
 8000b00:	200000d0 	.word	0x200000d0
 8000b04:	88888889 	.word	0x88888889
 8000b08:	200000d1 	.word	0x200000d1

08000b0c <handle_mode_switch>:


/**
 * @brief Handle the mode switch button press
 */
static void handle_mode_switch(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af02      	add	r7, sp, #8
    if (button_count[BTN_MODE_SWITCH] == 1) { // Process on new press
 8000b12:	4b42      	ldr	r3, [pc, #264]	@ (8000c1c <handle_mode_switch+0x110>)
 8000b14:	881b      	ldrh	r3, [r3, #0]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d17d      	bne.n	8000c16 <handle_mode_switch+0x10a>

        // If exiting SET_TIME mode, save changes to RTC
        if (current_mode == MODE_SET_TIME) {
 8000b1a:	4b41      	ldr	r3, [pc, #260]	@ (8000c20 <handle_mode_switch+0x114>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d129      	bne.n	8000b76 <handle_mode_switch+0x6a>
            ds3231_Write(ADDRESS_HOUR, temp_hour);
 8000b22:	4b40      	ldr	r3, [pc, #256]	@ (8000c24 <handle_mode_switch+0x118>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	4619      	mov	r1, r3
 8000b28:	2002      	movs	r0, #2
 8000b2a:	f000 fdb5 	bl	8001698 <ds3231_Write>
            ds3231_Write(ADDRESS_MIN, temp_min);
 8000b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8000c28 <handle_mode_switch+0x11c>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	4619      	mov	r1, r3
 8000b34:	2001      	movs	r0, #1
 8000b36:	f000 fdaf 	bl	8001698 <ds3231_Write>
            ds3231_Write(ADDRESS_SEC, temp_sec);
 8000b3a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c2c <handle_mode_switch+0x120>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	4619      	mov	r1, r3
 8000b40:	2000      	movs	r0, #0
 8000b42:	f000 fda9 	bl	8001698 <ds3231_Write>
            ds3231_Write(ADDRESS_DAY, temp_day);
 8000b46:	4b3a      	ldr	r3, [pc, #232]	@ (8000c30 <handle_mode_switch+0x124>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	2003      	movs	r0, #3
 8000b4e:	f000 fda3 	bl	8001698 <ds3231_Write>
            ds3231_Write(ADDRESS_DATE, temp_date);
 8000b52:	4b38      	ldr	r3, [pc, #224]	@ (8000c34 <handle_mode_switch+0x128>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	4619      	mov	r1, r3
 8000b58:	2004      	movs	r0, #4
 8000b5a:	f000 fd9d 	bl	8001698 <ds3231_Write>
            ds3231_Write(ADDRESS_MONTH, temp_month);
 8000b5e:	4b36      	ldr	r3, [pc, #216]	@ (8000c38 <handle_mode_switch+0x12c>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	4619      	mov	r1, r3
 8000b64:	2005      	movs	r0, #5
 8000b66:	f000 fd97 	bl	8001698 <ds3231_Write>
            ds3231_Write(ADDRESS_YEAR, temp_year);
 8000b6a:	4b34      	ldr	r3, [pc, #208]	@ (8000c3c <handle_mode_switch+0x130>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	4619      	mov	r1, r3
 8000b70:	2006      	movs	r0, #6
 8000b72:	f000 fd91 	bl	8001698 <ds3231_Write>
        }

        // If alarm is ringing, stop it
        if (alarm_triggered) {
 8000b76:	4b32      	ldr	r3, [pc, #200]	@ (8000c40 <handle_mode_switch+0x134>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d002      	beq.n	8000b84 <handle_mode_switch+0x78>
            alarm_triggered = 0;
 8000b7e:	4b30      	ldr	r3, [pc, #192]	@ (8000c40 <handle_mode_switch+0x134>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
        }

        // Cycle mode (0 -> 1 -> 2 -> 0)
        current_mode = (current_mode + 1) % 3;
 8000b84:	4b26      	ldr	r3, [pc, #152]	@ (8000c20 <handle_mode_switch+0x114>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	1c5a      	adds	r2, r3, #1
 8000b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c44 <handle_mode_switch+0x138>)
 8000b8c:	fb83 3102 	smull	r3, r1, r3, r2
 8000b90:	17d3      	asrs	r3, r2, #31
 8000b92:	1ac9      	subs	r1, r1, r3
 8000b94:	460b      	mov	r3, r1
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	440b      	add	r3, r1
 8000b9a:	1ad1      	subs	r1, r2, r3
 8000b9c:	b2ca      	uxtb	r2, r1
 8000b9e:	4b20      	ldr	r3, [pc, #128]	@ (8000c20 <handle_mode_switch+0x114>)
 8000ba0:	701a      	strb	r2, [r3, #0]

        // Init SET_TIME mode
        if (current_mode == MODE_SET_TIME) {
 8000ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8000c20 <handle_mode_switch+0x114>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d121      	bne.n	8000bee <handle_mode_switch+0xe2>
            ds3231_ReadTime(); // Load current time into temp vars
 8000baa:	f000 fd97 	bl	80016dc <ds3231_ReadTime>
            temp_hour = ds3231_hours;
 8000bae:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <handle_mode_switch+0x13c>)
 8000bb0:	781a      	ldrb	r2, [r3, #0]
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <handle_mode_switch+0x118>)
 8000bb4:	701a      	strb	r2, [r3, #0]
            temp_min = ds3231_min;
 8000bb6:	4b25      	ldr	r3, [pc, #148]	@ (8000c4c <handle_mode_switch+0x140>)
 8000bb8:	781a      	ldrb	r2, [r3, #0]
 8000bba:	4b1b      	ldr	r3, [pc, #108]	@ (8000c28 <handle_mode_switch+0x11c>)
 8000bbc:	701a      	strb	r2, [r3, #0]
            temp_sec = ds3231_sec;
 8000bbe:	4b24      	ldr	r3, [pc, #144]	@ (8000c50 <handle_mode_switch+0x144>)
 8000bc0:	781a      	ldrb	r2, [r3, #0]
 8000bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c2c <handle_mode_switch+0x120>)
 8000bc4:	701a      	strb	r2, [r3, #0]
            temp_day = ds3231_day;
 8000bc6:	4b23      	ldr	r3, [pc, #140]	@ (8000c54 <handle_mode_switch+0x148>)
 8000bc8:	781a      	ldrb	r2, [r3, #0]
 8000bca:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <handle_mode_switch+0x124>)
 8000bcc:	701a      	strb	r2, [r3, #0]
            temp_date = ds3231_date;
 8000bce:	4b22      	ldr	r3, [pc, #136]	@ (8000c58 <handle_mode_switch+0x14c>)
 8000bd0:	781a      	ldrb	r2, [r3, #0]
 8000bd2:	4b18      	ldr	r3, [pc, #96]	@ (8000c34 <handle_mode_switch+0x128>)
 8000bd4:	701a      	strb	r2, [r3, #0]
            temp_month = ds3231_month;
 8000bd6:	4b21      	ldr	r3, [pc, #132]	@ (8000c5c <handle_mode_switch+0x150>)
 8000bd8:	781a      	ldrb	r2, [r3, #0]
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <handle_mode_switch+0x12c>)
 8000bdc:	701a      	strb	r2, [r3, #0]
            temp_year = ds3231_year;
 8000bde:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <handle_mode_switch+0x154>)
 8000be0:	781a      	ldrb	r2, [r3, #0]
 8000be2:	4b16      	ldr	r3, [pc, #88]	@ (8000c3c <handle_mode_switch+0x130>)
 8000be4:	701a      	strb	r2, [r3, #0]
            set_time_param = SET_HOUR;
 8000be6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c64 <handle_mode_switch+0x158>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	701a      	strb	r2, [r3, #0]
        // Clear setting area when returning to VIEW_TIME
        else if (current_mode == MODE_VIEW_TIME) {
             lcd_Fill(0, 160, 240, 220, BLACK);
        }
    }
}
 8000bec:	e013      	b.n	8000c16 <handle_mode_switch+0x10a>
        else if (current_mode == MODE_SET_ALARM) {
 8000bee:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <handle_mode_switch+0x114>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b02      	cmp	r3, #2
 8000bf4:	d103      	bne.n	8000bfe <handle_mode_switch+0xf2>
            set_alarm_param = SET_ALARM_HOUR;
 8000bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c68 <handle_mode_switch+0x15c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
}
 8000bfc:	e00b      	b.n	8000c16 <handle_mode_switch+0x10a>
        else if (current_mode == MODE_VIEW_TIME) {
 8000bfe:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <handle_mode_switch+0x114>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d107      	bne.n	8000c16 <handle_mode_switch+0x10a>
             lcd_Fill(0, 160, 240, 220, BLACK);
 8000c06:	2300      	movs	r3, #0
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	23dc      	movs	r3, #220	@ 0xdc
 8000c0c:	22f0      	movs	r2, #240	@ 0xf0
 8000c0e:	21a0      	movs	r1, #160	@ 0xa0
 8000c10:	2000      	movs	r0, #0
 8000c12:	f001 f8bd 	bl	8001d90 <lcd_Fill>
}
 8000c16:	bf00      	nop
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200000a4 	.word	0x200000a4
 8000c20:	200000c6 	.word	0x200000c6
 8000c24:	200000c9 	.word	0x200000c9
 8000c28:	200000ca 	.word	0x200000ca
 8000c2c:	200000cb 	.word	0x200000cb
 8000c30:	200000cc 	.word	0x200000cc
 8000c34:	200000cd 	.word	0x200000cd
 8000c38:	200000ce 	.word	0x200000ce
 8000c3c:	200000cf 	.word	0x200000cf
 8000c40:	200000d2 	.word	0x200000d2
 8000c44:	55555556 	.word	0x55555556
 8000c48:	200000e3 	.word	0x200000e3
 8000c4c:	200000e4 	.word	0x200000e4
 8000c50:	200000e5 	.word	0x200000e5
 8000c54:	200000e7 	.word	0x200000e7
 8000c58:	200000e6 	.word	0x200000e6
 8000c5c:	200000e8 	.word	0x200000e8
 8000c60:	200000e9 	.word	0x200000e9
 8000c64:	200000c7 	.word	0x200000c7
 8000c68:	200000c8 	.word	0x200000c8

08000c6c <handle_view_time_mode>:

/**
 * @brief Handle logic for VIEW_TIME mode
 */
static void handle_view_time_mode(void) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af04      	add	r7, sp, #16
    // Stop alarm if UP, DOWN, or SAVE button is pressed
    if (alarm_triggered && (button_count[BTN_UP] == 1 || button_count[BTN_DOWN] == 1 || button_count[BTN_SAVE_NEXT] == 1)) {
 8000c72:	4b40      	ldr	r3, [pc, #256]	@ (8000d74 <handle_view_time_mode+0x108>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d016      	beq.n	8000ca8 <handle_view_time_mode+0x3c>
 8000c7a:	4b3f      	ldr	r3, [pc, #252]	@ (8000d78 <handle_view_time_mode+0x10c>)
 8000c7c:	88db      	ldrh	r3, [r3, #6]
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d007      	beq.n	8000c92 <handle_view_time_mode+0x26>
 8000c82:	4b3d      	ldr	r3, [pc, #244]	@ (8000d78 <handle_view_time_mode+0x10c>)
 8000c84:	89db      	ldrh	r3, [r3, #14]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d003      	beq.n	8000c92 <handle_view_time_mode+0x26>
 8000c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d78 <handle_view_time_mode+0x10c>)
 8000c8c:	8b1b      	ldrh	r3, [r3, #24]
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d10a      	bne.n	8000ca8 <handle_view_time_mode+0x3c>
        alarm_triggered = 0;
 8000c92:	4b38      	ldr	r3, [pc, #224]	@ (8000d74 <handle_view_time_mode+0x108>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	701a      	strb	r2, [r3, #0]
        lcd_Fill(60, 160, 180, 200, BLACK); // Clear alarm visual
 8000c98:	2300      	movs	r3, #0
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	23c8      	movs	r3, #200	@ 0xc8
 8000c9e:	22b4      	movs	r2, #180	@ 0xb4
 8000ca0:	21a0      	movs	r1, #160	@ 0xa0
 8000ca2:	203c      	movs	r0, #60	@ 0x3c
 8000ca4:	f001 f874 	bl	8001d90 <lcd_Fill>
    }

    if (alarm_triggered) {
 8000ca8:	4b32      	ldr	r3, [pc, #200]	@ (8000d74 <handle_view_time_mode+0x108>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d03b      	beq.n	8000d28 <handle_view_time_mode+0xbc>
        // Handle alarm timeout (10s)
        if (alarm_display_counter > 0) {
 8000cb0:	4b32      	ldr	r3, [pc, #200]	@ (8000d7c <handle_view_time_mode+0x110>)
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d006      	beq.n	8000cc6 <handle_view_time_mode+0x5a>
            alarm_display_counter--;
 8000cb8:	4b30      	ldr	r3, [pc, #192]	@ (8000d7c <handle_view_time_mode+0x110>)
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	3b01      	subs	r3, #1
 8000cbe:	b29a      	uxth	r2, r3
 8000cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8000d7c <handle_view_time_mode+0x110>)
 8000cc2:	801a      	strh	r2, [r3, #0]
 8000cc4:	e00a      	b.n	8000cdc <handle_view_time_mode+0x70>
        } else {
            alarm_triggered = 0;
 8000cc6:	4b2b      	ldr	r3, [pc, #172]	@ (8000d74 <handle_view_time_mode+0x108>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]
            lcd_Fill(60, 160, 180, 200, BLACK); // Clear alarm visual
 8000ccc:	2300      	movs	r3, #0
 8000cce:	9300      	str	r3, [sp, #0]
 8000cd0:	23c8      	movs	r3, #200	@ 0xc8
 8000cd2:	22b4      	movs	r2, #180	@ 0xb4
 8000cd4:	21a0      	movs	r1, #160	@ 0xa0
 8000cd6:	203c      	movs	r0, #60	@ 0x3c
 8000cd8:	f001 f85a 	bl	8001d90 <lcd_Fill>
        }

        // Alarm visual effect (blinking)
        if (blink_flag) {
 8000cdc:	4b28      	ldr	r3, [pc, #160]	@ (8000d80 <handle_view_time_mode+0x114>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d016      	beq.n	8000d12 <handle_view_time_mode+0xa6>
            lcd_Fill(60, 170, 180, 200, RED);
 8000ce4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ce8:	9300      	str	r3, [sp, #0]
 8000cea:	23c8      	movs	r3, #200	@ 0xc8
 8000cec:	22b4      	movs	r2, #180	@ 0xb4
 8000cee:	21aa      	movs	r1, #170	@ 0xaa
 8000cf0:	203c      	movs	r0, #60	@ 0x3c
 8000cf2:	f001 f84d 	bl	8001d90 <lcd_Fill>
            lcd_ShowStr(70, 175, (uint8_t*)"ALARM!", BLACK, RED, 24, 0);
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	9302      	str	r3, [sp, #8]
 8000cfa:	2318      	movs	r3, #24
 8000cfc:	9301      	str	r3, [sp, #4]
 8000cfe:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	2300      	movs	r3, #0
 8000d06:	4a1f      	ldr	r2, [pc, #124]	@ (8000d84 <handle_view_time_mode+0x118>)
 8000d08:	21af      	movs	r1, #175	@ 0xaf
 8000d0a:	2046      	movs	r0, #70	@ 0x46
 8000d0c:	f001 fb7a 	bl	8002404 <lcd_ShowStr>
 8000d10:	e007      	b.n	8000d22 <handle_view_time_mode+0xb6>
        } else {
            lcd_Fill(60, 170, 180, 200, BLACK);
 8000d12:	2300      	movs	r3, #0
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	23c8      	movs	r3, #200	@ 0xc8
 8000d18:	22b4      	movs	r2, #180	@ 0xb4
 8000d1a:	21aa      	movs	r1, #170	@ 0xaa
 8000d1c:	203c      	movs	r0, #60	@ 0x3c
 8000d1e:	f001 f837 	bl	8001d90 <lcd_Fill>
        }
        displayTime(); // Keep showing time
 8000d22:	f000 fb4d 	bl	80013c0 <displayTime>
        }

        // Normal time display
        displayTime();
    }
}
 8000d26:	e021      	b.n	8000d6c <handle_view_time_mode+0x100>
        ds3231_ReadTime();
 8000d28:	f000 fcd8 	bl	80016dc <ds3231_ReadTime>
        if (alarm_enabled &&
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <handle_view_time_mode+0x11c>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d019      	beq.n	8000d68 <handle_view_time_mode+0xfc>
            !alarm_triggered &&
 8000d34:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <handle_view_time_mode+0x108>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
        if (alarm_enabled &&
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d115      	bne.n	8000d68 <handle_view_time_mode+0xfc>
            ds3231_hours == alarm_hour &&
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <handle_view_time_mode+0x120>)
 8000d3e:	781a      	ldrb	r2, [r3, #0]
 8000d40:	4b13      	ldr	r3, [pc, #76]	@ (8000d90 <handle_view_time_mode+0x124>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
            !alarm_triggered &&
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d10f      	bne.n	8000d68 <handle_view_time_mode+0xfc>
            ds3231_min == alarm_min &&
 8000d48:	4b12      	ldr	r3, [pc, #72]	@ (8000d94 <handle_view_time_mode+0x128>)
 8000d4a:	781a      	ldrb	r2, [r3, #0]
 8000d4c:	4b12      	ldr	r3, [pc, #72]	@ (8000d98 <handle_view_time_mode+0x12c>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
            ds3231_hours == alarm_hour &&
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d109      	bne.n	8000d68 <handle_view_time_mode+0xfc>
            ds3231_sec == 0) // Trigger at second 0
 8000d54:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <handle_view_time_mode+0x130>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
            ds3231_min == alarm_min &&
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d105      	bne.n	8000d68 <handle_view_time_mode+0xfc>
            alarm_triggered = 1;
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <handle_view_time_mode+0x108>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	701a      	strb	r2, [r3, #0]
            alarm_display_counter = 200; // 10 seconds (200 * 50ms)
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <handle_view_time_mode+0x110>)
 8000d64:	22c8      	movs	r2, #200	@ 0xc8
 8000d66:	801a      	strh	r2, [r3, #0]
        displayTime();
 8000d68:	f000 fb2a 	bl	80013c0 <displayTime>
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200000d2 	.word	0x200000d2
 8000d78:	200000a4 	.word	0x200000a4
 8000d7c:	200000d4 	.word	0x200000d4
 8000d80:	200000d8 	.word	0x200000d8
 8000d84:	08006dec 	.word	0x08006dec
 8000d88:	200000d1 	.word	0x200000d1
 8000d8c:	200000e3 	.word	0x200000e3
 8000d90:	20000000 	.word	0x20000000
 8000d94:	200000e4 	.word	0x200000e4
 8000d98:	200000d0 	.word	0x200000d0
 8000d9c:	200000e5 	.word	0x200000e5

08000da0 <handle_set_time_mode>:

/**
 * @brief Handle logic for SET_TIME mode
 */
static void handle_set_time_mode(void) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af04      	add	r7, sp, #16
    // Clock is "stopped" (we don't call ds3231_ReadTime())

    // Handle UP button (Increment value)
    if (button_count[BTN_UP] == 1) { // Single press
 8000da6:	4b9c      	ldr	r3, [pc, #624]	@ (8001018 <handle_set_time_mode+0x278>)
 8000da8:	88db      	ldrh	r3, [r3, #6]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d102      	bne.n	8000db4 <handle_set_time_mode+0x14>
        increment_setting();
 8000dae:	f7ff fc97 	bl	80006e0 <increment_setting>
 8000db2:	e00c      	b.n	8000dce <handle_set_time_mode+0x2e>
    } else if (button_count[BTN_UP] > LONG_PRESS_DURATION) { // Hold press
 8000db4:	4b98      	ldr	r3, [pc, #608]	@ (8001018 <handle_set_time_mode+0x278>)
 8000db6:	88db      	ldrh	r3, [r3, #6]
 8000db8:	2b28      	cmp	r3, #40	@ 0x28
 8000dba:	d908      	bls.n	8000dce <handle_set_time_mode+0x2e>
        if (button_count[BTN_UP] % AUTO_INCREMENT_PERIOD == 0) {
 8000dbc:	4b96      	ldr	r3, [pc, #600]	@ (8001018 <handle_set_time_mode+0x278>)
 8000dbe:	88db      	ldrh	r3, [r3, #6]
 8000dc0:	f003 0303 	and.w	r3, r3, #3
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d101      	bne.n	8000dce <handle_set_time_mode+0x2e>
            increment_setting(); // Auto-increment
 8000dca:	f7ff fc89 	bl	80006e0 <increment_setting>
        }
    }

    // [MODIFIED] Handle DOWN button (Decrement value)
    if (button_count[BTN_DOWN] == 1) {
 8000dce:	4b92      	ldr	r3, [pc, #584]	@ (8001018 <handle_set_time_mode+0x278>)
 8000dd0:	89db      	ldrh	r3, [r3, #14]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d102      	bne.n	8000ddc <handle_set_time_mode+0x3c>
        decrement_setting();
 8000dd6:	f7ff fd41 	bl	800085c <decrement_setting>
 8000dda:	e00c      	b.n	8000df6 <handle_set_time_mode+0x56>
    } else if (button_count[BTN_DOWN] > LONG_PRESS_DURATION) {
 8000ddc:	4b8e      	ldr	r3, [pc, #568]	@ (8001018 <handle_set_time_mode+0x278>)
 8000dde:	89db      	ldrh	r3, [r3, #14]
 8000de0:	2b28      	cmp	r3, #40	@ 0x28
 8000de2:	d908      	bls.n	8000df6 <handle_set_time_mode+0x56>
        if (button_count[BTN_DOWN] % AUTO_INCREMENT_PERIOD == 0) {
 8000de4:	4b8c      	ldr	r3, [pc, #560]	@ (8001018 <handle_set_time_mode+0x278>)
 8000de6:	89db      	ldrh	r3, [r3, #14]
 8000de8:	f003 0303 	and.w	r3, r3, #3
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d101      	bne.n	8000df6 <handle_set_time_mode+0x56>
            decrement_setting(); // Auto-decrement
 8000df2:	f7ff fd33 	bl	800085c <decrement_setting>
        }
    }

    // Handle SAVE/NEXT button (Switch parameter)
    if (button_count[BTN_SAVE_NEXT] == 1) {
 8000df6:	4b88      	ldr	r3, [pc, #544]	@ (8001018 <handle_set_time_mode+0x278>)
 8000df8:	8b1b      	ldrh	r3, [r3, #24]
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d10c      	bne.n	8000e18 <handle_set_time_mode+0x78>
        set_time_param = (set_time_param + 1);
 8000dfe:	4b87      	ldr	r3, [pc, #540]	@ (800101c <handle_set_time_mode+0x27c>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	3301      	adds	r3, #1
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b85      	ldr	r3, [pc, #532]	@ (800101c <handle_set_time_mode+0x27c>)
 8000e08:	701a      	strb	r2, [r3, #0]
        if (set_time_param > SET_YEAR) { // Wrap around
 8000e0a:	4b84      	ldr	r3, [pc, #528]	@ (800101c <handle_set_time_mode+0x27c>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b06      	cmp	r3, #6
 8000e10:	d902      	bls.n	8000e18 <handle_set_time_mode+0x78>
            set_time_param = SET_HOUR;
 8000e12:	4b82      	ldr	r3, [pc, #520]	@ (800101c <handle_set_time_mode+0x27c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	701a      	strb	r2, [r3, #0]

    // --- Display temp values with blinking effect ---
    char str_buff[5];

    // Hour
    if (set_time_param == SET_HOUR && !blink_flag) {
 8000e18:	4b80      	ldr	r3, [pc, #512]	@ (800101c <handle_set_time_mode+0x27c>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d111      	bne.n	8000e44 <handle_set_time_mode+0xa4>
 8000e20:	4b7f      	ldr	r3, [pc, #508]	@ (8001020 <handle_set_time_mode+0x280>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d10d      	bne.n	8000e44 <handle_set_time_mode+0xa4>
        lcd_ShowStr(70, 100, (uint8_t*)"  ", GREEN, BLACK, 24, 0);
 8000e28:	2300      	movs	r3, #0
 8000e2a:	9302      	str	r3, [sp, #8]
 8000e2c:	2318      	movs	r3, #24
 8000e2e:	9301      	str	r3, [sp, #4]
 8000e30:	2300      	movs	r3, #0
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e38:	4a7a      	ldr	r2, [pc, #488]	@ (8001024 <handle_set_time_mode+0x284>)
 8000e3a:	2164      	movs	r1, #100	@ 0x64
 8000e3c:	2046      	movs	r0, #70	@ 0x46
 8000e3e:	f001 fae1 	bl	8002404 <lcd_ShowStr>
 8000e42:	e00e      	b.n	8000e62 <handle_set_time_mode+0xc2>
    } else {
        lcd_ShowIntNum(70, 100, temp_hour, 2, GREEN, BLACK, 24);
 8000e44:	4b78      	ldr	r3, [pc, #480]	@ (8001028 <handle_set_time_mode+0x288>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	2318      	movs	r3, #24
 8000e4c:	9302      	str	r3, [sp, #8]
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9301      	str	r3, [sp, #4]
 8000e52:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	2302      	movs	r3, #2
 8000e5a:	2164      	movs	r1, #100	@ 0x64
 8000e5c:	2046      	movs	r0, #70	@ 0x46
 8000e5e:	f001 f8d1 	bl	8002004 <lcd_ShowIntNum>
    }
    lcd_ShowStr(100, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 8000e62:	2300      	movs	r3, #0
 8000e64:	9302      	str	r3, [sp, #8]
 8000e66:	2318      	movs	r3, #24
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e72:	4a6e      	ldr	r2, [pc, #440]	@ (800102c <handle_set_time_mode+0x28c>)
 8000e74:	2164      	movs	r1, #100	@ 0x64
 8000e76:	2064      	movs	r0, #100	@ 0x64
 8000e78:	f001 fac4 	bl	8002404 <lcd_ShowStr>

    // Minute
    if (set_time_param == SET_MIN && !blink_flag) {
 8000e7c:	4b67      	ldr	r3, [pc, #412]	@ (800101c <handle_set_time_mode+0x27c>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d111      	bne.n	8000ea8 <handle_set_time_mode+0x108>
 8000e84:	4b66      	ldr	r3, [pc, #408]	@ (8001020 <handle_set_time_mode+0x280>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d10d      	bne.n	8000ea8 <handle_set_time_mode+0x108>
        lcd_ShowStr(110, 100, (uint8_t*)"  ", GREEN, BLACK, 24, 0);
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	9302      	str	r3, [sp, #8]
 8000e90:	2318      	movs	r3, #24
 8000e92:	9301      	str	r3, [sp, #4]
 8000e94:	2300      	movs	r3, #0
 8000e96:	9300      	str	r3, [sp, #0]
 8000e98:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000e9c:	4a61      	ldr	r2, [pc, #388]	@ (8001024 <handle_set_time_mode+0x284>)
 8000e9e:	2164      	movs	r1, #100	@ 0x64
 8000ea0:	206e      	movs	r0, #110	@ 0x6e
 8000ea2:	f001 faaf 	bl	8002404 <lcd_ShowStr>
 8000ea6:	e00e      	b.n	8000ec6 <handle_set_time_mode+0x126>
    } else {
        lcd_ShowIntNum(110, 100, temp_min, 2, GREEN, BLACK, 24);
 8000ea8:	4b61      	ldr	r3, [pc, #388]	@ (8001030 <handle_set_time_mode+0x290>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	461a      	mov	r2, r3
 8000eae:	2318      	movs	r3, #24
 8000eb0:	9302      	str	r3, [sp, #8]
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	9301      	str	r3, [sp, #4]
 8000eb6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000eba:	9300      	str	r3, [sp, #0]
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	2164      	movs	r1, #100	@ 0x64
 8000ec0:	206e      	movs	r0, #110	@ 0x6e
 8000ec2:	f001 f89f 	bl	8002004 <lcd_ShowIntNum>
    }
    lcd_ShowStr(140, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	9302      	str	r3, [sp, #8]
 8000eca:	2318      	movs	r3, #24
 8000ecc:	9301      	str	r3, [sp, #4]
 8000ece:	2300      	movs	r3, #0
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000ed6:	4a55      	ldr	r2, [pc, #340]	@ (800102c <handle_set_time_mode+0x28c>)
 8000ed8:	2164      	movs	r1, #100	@ 0x64
 8000eda:	208c      	movs	r0, #140	@ 0x8c
 8000edc:	f001 fa92 	bl	8002404 <lcd_ShowStr>

    // Second
    if (set_time_param == SET_SEC && !blink_flag) {
 8000ee0:	4b4e      	ldr	r3, [pc, #312]	@ (800101c <handle_set_time_mode+0x27c>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d111      	bne.n	8000f0c <handle_set_time_mode+0x16c>
 8000ee8:	4b4d      	ldr	r3, [pc, #308]	@ (8001020 <handle_set_time_mode+0x280>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d10d      	bne.n	8000f0c <handle_set_time_mode+0x16c>
        lcd_ShowStr(150, 100, (uint8_t*)"  ", GREEN, BLACK, 24, 0);
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	9302      	str	r3, [sp, #8]
 8000ef4:	2318      	movs	r3, #24
 8000ef6:	9301      	str	r3, [sp, #4]
 8000ef8:	2300      	movs	r3, #0
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000f00:	4a48      	ldr	r2, [pc, #288]	@ (8001024 <handle_set_time_mode+0x284>)
 8000f02:	2164      	movs	r1, #100	@ 0x64
 8000f04:	2096      	movs	r0, #150	@ 0x96
 8000f06:	f001 fa7d 	bl	8002404 <lcd_ShowStr>
 8000f0a:	e00e      	b.n	8000f2a <handle_set_time_mode+0x18a>
    } else {
        lcd_ShowIntNum(150, 100, temp_sec, 2, GREEN, BLACK, 24);
 8000f0c:	4b49      	ldr	r3, [pc, #292]	@ (8001034 <handle_set_time_mode+0x294>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	2318      	movs	r3, #24
 8000f14:	9302      	str	r3, [sp, #8]
 8000f16:	2300      	movs	r3, #0
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000f1e:	9300      	str	r3, [sp, #0]
 8000f20:	2302      	movs	r3, #2
 8000f22:	2164      	movs	r1, #100	@ 0x64
 8000f24:	2096      	movs	r0, #150	@ 0x96
 8000f26:	f001 f86d 	bl	8002004 <lcd_ShowIntNum>
    }

    // Day
    if (set_time_param == SET_DAY && !blink_flag) {
 8000f2a:	4b3c      	ldr	r3, [pc, #240]	@ (800101c <handle_set_time_mode+0x27c>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d111      	bne.n	8000f56 <handle_set_time_mode+0x1b6>
 8000f32:	4b3b      	ldr	r3, [pc, #236]	@ (8001020 <handle_set_time_mode+0x280>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d10d      	bne.n	8000f56 <handle_set_time_mode+0x1b6>
        lcd_ShowStr(20, 130, (uint8_t*)"   ", YELLOW, BLACK, 24, 0);
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	9302      	str	r3, [sp, #8]
 8000f3e:	2318      	movs	r3, #24
 8000f40:	9301      	str	r3, [sp, #4]
 8000f42:	2300      	movs	r3, #0
 8000f44:	9300      	str	r3, [sp, #0]
 8000f46:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000f4a:	4a3b      	ldr	r2, [pc, #236]	@ (8001038 <handle_set_time_mode+0x298>)
 8000f4c:	2182      	movs	r1, #130	@ 0x82
 8000f4e:	2014      	movs	r0, #20
 8000f50:	f001 fa58 	bl	8002404 <lcd_ShowStr>
 8000f54:	e017      	b.n	8000f86 <handle_set_time_mode+0x1e6>
    } else {
        sprintf(str_buff, "%s", day_names[temp_day]);
 8000f56:	4b39      	ldr	r3, [pc, #228]	@ (800103c <handle_set_time_mode+0x29c>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4b38      	ldr	r3, [pc, #224]	@ (8001040 <handle_set_time_mode+0x2a0>)
 8000f5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f62:	463b      	mov	r3, r7
 8000f64:	4937      	ldr	r1, [pc, #220]	@ (8001044 <handle_set_time_mode+0x2a4>)
 8000f66:	4618      	mov	r0, r3
 8000f68:	f005 fa84 	bl	8006474 <siprintf>
        lcd_ShowStr(20, 130, (uint8_t*)str_buff, YELLOW, BLACK, 24, 0);
 8000f6c:	463a      	mov	r2, r7
 8000f6e:	2300      	movs	r3, #0
 8000f70:	9302      	str	r3, [sp, #8]
 8000f72:	2318      	movs	r3, #24
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	2300      	movs	r3, #0
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000f7e:	2182      	movs	r1, #130	@ 0x82
 8000f80:	2014      	movs	r0, #20
 8000f82:	f001 fa3f 	bl	8002404 <lcd_ShowStr>
    }

    // Date
    if (set_time_param == SET_DATE && !blink_flag) {
 8000f86:	4b25      	ldr	r3, [pc, #148]	@ (800101c <handle_set_time_mode+0x27c>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b04      	cmp	r3, #4
 8000f8c:	d111      	bne.n	8000fb2 <handle_set_time_mode+0x212>
 8000f8e:	4b24      	ldr	r3, [pc, #144]	@ (8001020 <handle_set_time_mode+0x280>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d10d      	bne.n	8000fb2 <handle_set_time_mode+0x212>
        lcd_ShowStr(70, 130, (uint8_t*)"  ", YELLOW, BLACK, 24, 0);
 8000f96:	2300      	movs	r3, #0
 8000f98:	9302      	str	r3, [sp, #8]
 8000f9a:	2318      	movs	r3, #24
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000fa6:	4a1f      	ldr	r2, [pc, #124]	@ (8001024 <handle_set_time_mode+0x284>)
 8000fa8:	2182      	movs	r1, #130	@ 0x82
 8000faa:	2046      	movs	r0, #70	@ 0x46
 8000fac:	f001 fa2a 	bl	8002404 <lcd_ShowStr>
 8000fb0:	e00e      	b.n	8000fd0 <handle_set_time_mode+0x230>
    } else {
        lcd_ShowIntNum(70, 130, temp_date, 2, YELLOW, BLACK, 24);
 8000fb2:	4b25      	ldr	r3, [pc, #148]	@ (8001048 <handle_set_time_mode+0x2a8>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	2318      	movs	r3, #24
 8000fba:	9302      	str	r3, [sp, #8]
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	9301      	str	r3, [sp, #4]
 8000fc0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	2182      	movs	r1, #130	@ 0x82
 8000fca:	2046      	movs	r0, #70	@ 0x46
 8000fcc:	f001 f81a 	bl	8002004 <lcd_ShowIntNum>
    }
    lcd_ShowStr(100, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	9302      	str	r3, [sp, #8]
 8000fd4:	2318      	movs	r3, #24
 8000fd6:	9301      	str	r3, [sp, #4]
 8000fd8:	2300      	movs	r3, #0
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000fe0:	4a1a      	ldr	r2, [pc, #104]	@ (800104c <handle_set_time_mode+0x2ac>)
 8000fe2:	2182      	movs	r1, #130	@ 0x82
 8000fe4:	2064      	movs	r0, #100	@ 0x64
 8000fe6:	f001 fa0d 	bl	8002404 <lcd_ShowStr>

    // Month
    if (set_time_param == SET_MONTH && !blink_flag) {
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <handle_set_time_mode+0x27c>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b05      	cmp	r3, #5
 8000ff0:	d12e      	bne.n	8001050 <handle_set_time_mode+0x2b0>
 8000ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8001020 <handle_set_time_mode+0x280>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d12a      	bne.n	8001050 <handle_set_time_mode+0x2b0>
        lcd_ShowStr(110, 130, (uint8_t*)"  ", YELLOW, BLACK, 24, 0);
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	9302      	str	r3, [sp, #8]
 8000ffe:	2318      	movs	r3, #24
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	2300      	movs	r3, #0
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800100a:	4a06      	ldr	r2, [pc, #24]	@ (8001024 <handle_set_time_mode+0x284>)
 800100c:	2182      	movs	r1, #130	@ 0x82
 800100e:	206e      	movs	r0, #110	@ 0x6e
 8001010:	f001 f9f8 	bl	8002404 <lcd_ShowStr>
 8001014:	e02b      	b.n	800106e <handle_set_time_mode+0x2ce>
 8001016:	bf00      	nop
 8001018:	200000a4 	.word	0x200000a4
 800101c:	200000c7 	.word	0x200000c7
 8001020:	200000d8 	.word	0x200000d8
 8001024:	08006df4 	.word	0x08006df4
 8001028:	200000c9 	.word	0x200000c9
 800102c:	08006df8 	.word	0x08006df8
 8001030:	200000ca 	.word	0x200000ca
 8001034:	200000cb 	.word	0x200000cb
 8001038:	08006dfc 	.word	0x08006dfc
 800103c:	200000cc 	.word	0x200000cc
 8001040:	20000004 	.word	0x20000004
 8001044:	08006e00 	.word	0x08006e00
 8001048:	200000cd 	.word	0x200000cd
 800104c:	08006e04 	.word	0x08006e04
    } else {
        lcd_ShowIntNum(110, 130, temp_month, 2, YELLOW, BLACK, 24);
 8001050:	4b26      	ldr	r3, [pc, #152]	@ (80010ec <handle_set_time_mode+0x34c>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	2318      	movs	r3, #24
 8001058:	9302      	str	r3, [sp, #8]
 800105a:	2300      	movs	r3, #0
 800105c:	9301      	str	r3, [sp, #4]
 800105e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2302      	movs	r3, #2
 8001066:	2182      	movs	r1, #130	@ 0x82
 8001068:	206e      	movs	r0, #110	@ 0x6e
 800106a:	f000 ffcb 	bl	8002004 <lcd_ShowIntNum>
    }
    lcd_ShowStr(140, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 800106e:	2300      	movs	r3, #0
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2318      	movs	r3, #24
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	2300      	movs	r3, #0
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800107e:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <handle_set_time_mode+0x350>)
 8001080:	2182      	movs	r1, #130	@ 0x82
 8001082:	208c      	movs	r0, #140	@ 0x8c
 8001084:	f001 f9be 	bl	8002404 <lcd_ShowStr>

    // Year
    if (set_time_param == SET_YEAR && !blink_flag) {
 8001088:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <handle_set_time_mode+0x354>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b06      	cmp	r3, #6
 800108e:	d111      	bne.n	80010b4 <handle_set_time_mode+0x314>
 8001090:	4b19      	ldr	r3, [pc, #100]	@ (80010f8 <handle_set_time_mode+0x358>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d10d      	bne.n	80010b4 <handle_set_time_mode+0x314>
        lcd_ShowStr(150, 130, (uint8_t*)"  ", YELLOW, BLACK, 24, 0);
 8001098:	2300      	movs	r3, #0
 800109a:	9302      	str	r3, [sp, #8]
 800109c:	2318      	movs	r3, #24
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	2300      	movs	r3, #0
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010a8:	4a14      	ldr	r2, [pc, #80]	@ (80010fc <handle_set_time_mode+0x35c>)
 80010aa:	2182      	movs	r1, #130	@ 0x82
 80010ac:	2096      	movs	r0, #150	@ 0x96
 80010ae:	f001 f9a9 	bl	8002404 <lcd_ShowStr>
 80010b2:	e00e      	b.n	80010d2 <handle_set_time_mode+0x332>
    } else {
        lcd_ShowIntNum(150, 130, temp_year, 2, YELLOW, BLACK, 24);
 80010b4:	4b12      	ldr	r3, [pc, #72]	@ (8001100 <handle_set_time_mode+0x360>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	461a      	mov	r2, r3
 80010ba:	2318      	movs	r3, #24
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	2300      	movs	r3, #0
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2302      	movs	r3, #2
 80010ca:	2182      	movs	r1, #130	@ 0x82
 80010cc:	2096      	movs	r0, #150	@ 0x96
 80010ce:	f000 ff99 	bl	8002004 <lcd_ShowIntNum>
    }

    // Clear alarm area
    lcd_Fill(0, 160, 240, 220, BLACK);
 80010d2:	2300      	movs	r3, #0
 80010d4:	9300      	str	r3, [sp, #0]
 80010d6:	23dc      	movs	r3, #220	@ 0xdc
 80010d8:	22f0      	movs	r2, #240	@ 0xf0
 80010da:	21a0      	movs	r1, #160	@ 0xa0
 80010dc:	2000      	movs	r0, #0
 80010de:	f000 fe57 	bl	8001d90 <lcd_Fill>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200000ce 	.word	0x200000ce
 80010f0:	08006e04 	.word	0x08006e04
 80010f4:	200000c7 	.word	0x200000c7
 80010f8:	200000d8 	.word	0x200000d8
 80010fc:	08006df4 	.word	0x08006df4
 8001100:	200000cf 	.word	0x200000cf

08001104 <handle_set_alarm_mode>:

/**
 * @brief Handle logic for SET_ALARM mode
 */
static void handle_set_alarm_mode(void) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af04      	add	r7, sp, #16
    // Keep showing the real time
    ds3231_ReadTime();
 800110a:	f000 fae7 	bl	80016dc <ds3231_ReadTime>
    displayTime();
 800110e:	f000 f957 	bl	80013c0 <displayTime>

    // [MODIFIED] Handle UP button
    if (button_count[BTN_UP] == 1) {
 8001112:	4b6b      	ldr	r3, [pc, #428]	@ (80012c0 <handle_set_alarm_mode+0x1bc>)
 8001114:	88db      	ldrh	r3, [r3, #6]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d102      	bne.n	8001120 <handle_set_alarm_mode+0x1c>
        increment_alarm_setting();
 800111a:	f7ff fc59 	bl	80009d0 <increment_alarm_setting>
 800111e:	e00c      	b.n	800113a <handle_set_alarm_mode+0x36>
    } else if (button_count[BTN_UP] > LONG_PRESS_DURATION) {
 8001120:	4b67      	ldr	r3, [pc, #412]	@ (80012c0 <handle_set_alarm_mode+0x1bc>)
 8001122:	88db      	ldrh	r3, [r3, #6]
 8001124:	2b28      	cmp	r3, #40	@ 0x28
 8001126:	d908      	bls.n	800113a <handle_set_alarm_mode+0x36>
        if (button_count[BTN_UP] % AUTO_INCREMENT_PERIOD == 0) {
 8001128:	4b65      	ldr	r3, [pc, #404]	@ (80012c0 <handle_set_alarm_mode+0x1bc>)
 800112a:	88db      	ldrh	r3, [r3, #6]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	b29b      	uxth	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <handle_set_alarm_mode+0x36>
            increment_alarm_setting();
 8001136:	f7ff fc4b 	bl	80009d0 <increment_alarm_setting>
        }
    }

    // [NEW] Handle DOWN button
    if (button_count[BTN_DOWN] == 1) {
 800113a:	4b61      	ldr	r3, [pc, #388]	@ (80012c0 <handle_set_alarm_mode+0x1bc>)
 800113c:	89db      	ldrh	r3, [r3, #14]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d102      	bne.n	8001148 <handle_set_alarm_mode+0x44>
        decrement_alarm_setting();
 8001142:	f7ff fc93 	bl	8000a6c <decrement_alarm_setting>
 8001146:	e00c      	b.n	8001162 <handle_set_alarm_mode+0x5e>
    } else if (button_count[BTN_DOWN] > LONG_PRESS_DURATION) {
 8001148:	4b5d      	ldr	r3, [pc, #372]	@ (80012c0 <handle_set_alarm_mode+0x1bc>)
 800114a:	89db      	ldrh	r3, [r3, #14]
 800114c:	2b28      	cmp	r3, #40	@ 0x28
 800114e:	d908      	bls.n	8001162 <handle_set_alarm_mode+0x5e>
        if (button_count[BTN_DOWN] % AUTO_INCREMENT_PERIOD == 0) {
 8001150:	4b5b      	ldr	r3, [pc, #364]	@ (80012c0 <handle_set_alarm_mode+0x1bc>)
 8001152:	89db      	ldrh	r3, [r3, #14]
 8001154:	f003 0303 	and.w	r3, r3, #3
 8001158:	b29b      	uxth	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <handle_set_alarm_mode+0x5e>
            decrement_alarm_setting();
 800115e:	f7ff fc85 	bl	8000a6c <decrement_alarm_setting>
        }
    }

    // Handle SAVE/NEXT button
    if (button_count[BTN_SAVE_NEXT] == 1) {
 8001162:	4b57      	ldr	r3, [pc, #348]	@ (80012c0 <handle_set_alarm_mode+0x1bc>)
 8001164:	8b1b      	ldrh	r3, [r3, #24]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d10e      	bne.n	8001188 <handle_set_alarm_mode+0x84>
        set_alarm_param = (set_alarm_param + 1) % 3; // 3 params: Hour, Min, Enable
 800116a:	4b56      	ldr	r3, [pc, #344]	@ (80012c4 <handle_set_alarm_mode+0x1c0>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	4b55      	ldr	r3, [pc, #340]	@ (80012c8 <handle_set_alarm_mode+0x1c4>)
 8001172:	fb83 3102 	smull	r3, r1, r3, r2
 8001176:	17d3      	asrs	r3, r2, #31
 8001178:	1ac9      	subs	r1, r1, r3
 800117a:	460b      	mov	r3, r1
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	440b      	add	r3, r1
 8001180:	1ad1      	subs	r1, r2, r3
 8001182:	b2ca      	uxtb	r2, r1
 8001184:	4b4f      	ldr	r3, [pc, #316]	@ (80012c4 <handle_set_alarm_mode+0x1c0>)
 8001186:	701a      	strb	r2, [r3, #0]
    }

    // Display alarm settings
    lcd_ShowStr(20, 170, (uint8_t*)"ALARM:", CYAN, BLACK, 24, 0);
 8001188:	2300      	movs	r3, #0
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2318      	movs	r3, #24
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	2300      	movs	r3, #0
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001198:	4a4c      	ldr	r2, [pc, #304]	@ (80012cc <handle_set_alarm_mode+0x1c8>)
 800119a:	21aa      	movs	r1, #170	@ 0xaa
 800119c:	2014      	movs	r0, #20
 800119e:	f001 f931 	bl	8002404 <lcd_ShowStr>

    // Alarm Hour (XX)
    if (set_alarm_param == SET_ALARM_HOUR && !blink_flag) {
 80011a2:	4b48      	ldr	r3, [pc, #288]	@ (80012c4 <handle_set_alarm_mode+0x1c0>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d111      	bne.n	80011ce <handle_set_alarm_mode+0xca>
 80011aa:	4b49      	ldr	r3, [pc, #292]	@ (80012d0 <handle_set_alarm_mode+0x1cc>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d10d      	bne.n	80011ce <handle_set_alarm_mode+0xca>
        lcd_ShowStr(110, 170, (uint8_t*)"  ", CYAN, BLACK, 24, 0);
 80011b2:	2300      	movs	r3, #0
 80011b4:	9302      	str	r3, [sp, #8]
 80011b6:	2318      	movs	r3, #24
 80011b8:	9301      	str	r3, [sp, #4]
 80011ba:	2300      	movs	r3, #0
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80011c2:	4a44      	ldr	r2, [pc, #272]	@ (80012d4 <handle_set_alarm_mode+0x1d0>)
 80011c4:	21aa      	movs	r1, #170	@ 0xaa
 80011c6:	206e      	movs	r0, #110	@ 0x6e
 80011c8:	f001 f91c 	bl	8002404 <lcd_ShowStr>
 80011cc:	e00e      	b.n	80011ec <handle_set_alarm_mode+0xe8>
    } else {
        lcd_ShowIntNum(110, 170, alarm_hour, 2, CYAN, BLACK, 24);
 80011ce:	4b42      	ldr	r3, [pc, #264]	@ (80012d8 <handle_set_alarm_mode+0x1d4>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	461a      	mov	r2, r3
 80011d4:	2318      	movs	r3, #24
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	2300      	movs	r3, #0
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2302      	movs	r3, #2
 80011e4:	21aa      	movs	r1, #170	@ 0xaa
 80011e6:	206e      	movs	r0, #110	@ 0x6e
 80011e8:	f000 ff0c 	bl	8002004 <lcd_ShowIntNum>
    }

    lcd_ShowStr(140, 170, (uint8_t*)":", CYAN, BLACK, 24, 0);
 80011ec:	2300      	movs	r3, #0
 80011ee:	9302      	str	r3, [sp, #8]
 80011f0:	2318      	movs	r3, #24
 80011f2:	9301      	str	r3, [sp, #4]
 80011f4:	2300      	movs	r3, #0
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80011fc:	4a37      	ldr	r2, [pc, #220]	@ (80012dc <handle_set_alarm_mode+0x1d8>)
 80011fe:	21aa      	movs	r1, #170	@ 0xaa
 8001200:	208c      	movs	r0, #140	@ 0x8c
 8001202:	f001 f8ff 	bl	8002404 <lcd_ShowStr>

    // Alarm Minute (YY)
    if (set_alarm_param == SET_ALARM_MIN && !blink_flag) {
 8001206:	4b2f      	ldr	r3, [pc, #188]	@ (80012c4 <handle_set_alarm_mode+0x1c0>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d111      	bne.n	8001232 <handle_set_alarm_mode+0x12e>
 800120e:	4b30      	ldr	r3, [pc, #192]	@ (80012d0 <handle_set_alarm_mode+0x1cc>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10d      	bne.n	8001232 <handle_set_alarm_mode+0x12e>
        lcd_ShowStr(150, 170, (uint8_t*)"  ", CYAN, BLACK, 24, 0);
 8001216:	2300      	movs	r3, #0
 8001218:	9302      	str	r3, [sp, #8]
 800121a:	2318      	movs	r3, #24
 800121c:	9301      	str	r3, [sp, #4]
 800121e:	2300      	movs	r3, #0
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001226:	4a2b      	ldr	r2, [pc, #172]	@ (80012d4 <handle_set_alarm_mode+0x1d0>)
 8001228:	21aa      	movs	r1, #170	@ 0xaa
 800122a:	2096      	movs	r0, #150	@ 0x96
 800122c:	f001 f8ea 	bl	8002404 <lcd_ShowStr>
 8001230:	e00e      	b.n	8001250 <handle_set_alarm_mode+0x14c>
    } else {
        lcd_ShowIntNum(150, 170, alarm_min, 2, CYAN, BLACK, 24);
 8001232:	4b2b      	ldr	r3, [pc, #172]	@ (80012e0 <handle_set_alarm_mode+0x1dc>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	461a      	mov	r2, r3
 8001238:	2318      	movs	r3, #24
 800123a:	9302      	str	r3, [sp, #8]
 800123c:	2300      	movs	r3, #0
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	2302      	movs	r3, #2
 8001248:	21aa      	movs	r1, #170	@ 0xaa
 800124a:	2096      	movs	r0, #150	@ 0x96
 800124c:	f000 feda 	bl	8002004 <lcd_ShowIntNum>
    }

    // Alarm Status (ON/OFF)
    if (set_alarm_param == SET_ALARM_ENABLE && !blink_flag) {
 8001250:	4b1c      	ldr	r3, [pc, #112]	@ (80012c4 <handle_set_alarm_mode+0x1c0>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b02      	cmp	r3, #2
 8001256:	d111      	bne.n	800127c <handle_set_alarm_mode+0x178>
 8001258:	4b1d      	ldr	r3, [pc, #116]	@ (80012d0 <handle_set_alarm_mode+0x1cc>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d10d      	bne.n	800127c <handle_set_alarm_mode+0x178>
        lcd_ShowStr(20, 200, (uint8_t*)"   ", CYAN, BLACK, 24, 0);
 8001260:	2300      	movs	r3, #0
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	2318      	movs	r3, #24
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	2300      	movs	r3, #0
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001270:	4a1c      	ldr	r2, [pc, #112]	@ (80012e4 <handle_set_alarm_mode+0x1e0>)
 8001272:	21c8      	movs	r1, #200	@ 0xc8
 8001274:	2014      	movs	r0, #20
 8001276:	f001 f8c5 	bl	8002404 <lcd_ShowStr>
            lcd_ShowStr(20, 200, (uint8_t*)"ON ", CYAN, BLACK, 24, 0);
        } else {
            lcd_ShowStr(20, 200, (uint8_t*)"OFF", CYAN, BLACK, 24, 0);
        }
    }
}
 800127a:	e01e      	b.n	80012ba <handle_set_alarm_mode+0x1b6>
        if (alarm_enabled) {
 800127c:	4b1a      	ldr	r3, [pc, #104]	@ (80012e8 <handle_set_alarm_mode+0x1e4>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d00d      	beq.n	80012a0 <handle_set_alarm_mode+0x19c>
            lcd_ShowStr(20, 200, (uint8_t*)"ON ", CYAN, BLACK, 24, 0);
 8001284:	2300      	movs	r3, #0
 8001286:	9302      	str	r3, [sp, #8]
 8001288:	2318      	movs	r3, #24
 800128a:	9301      	str	r3, [sp, #4]
 800128c:	2300      	movs	r3, #0
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001294:	4a15      	ldr	r2, [pc, #84]	@ (80012ec <handle_set_alarm_mode+0x1e8>)
 8001296:	21c8      	movs	r1, #200	@ 0xc8
 8001298:	2014      	movs	r0, #20
 800129a:	f001 f8b3 	bl	8002404 <lcd_ShowStr>
}
 800129e:	e00c      	b.n	80012ba <handle_set_alarm_mode+0x1b6>
            lcd_ShowStr(20, 200, (uint8_t*)"OFF", CYAN, BLACK, 24, 0);
 80012a0:	2300      	movs	r3, #0
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2318      	movs	r3, #24
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	2300      	movs	r3, #0
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80012b0:	4a0f      	ldr	r2, [pc, #60]	@ (80012f0 <handle_set_alarm_mode+0x1ec>)
 80012b2:	21c8      	movs	r1, #200	@ 0xc8
 80012b4:	2014      	movs	r0, #20
 80012b6:	f001 f8a5 	bl	8002404 <lcd_ShowStr>
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200000a4 	.word	0x200000a4
 80012c4:	200000c8 	.word	0x200000c8
 80012c8:	55555556 	.word	0x55555556
 80012cc:	08006e08 	.word	0x08006e08
 80012d0:	200000d8 	.word	0x200000d8
 80012d4:	08006df4 	.word	0x08006df4
 80012d8:	20000000 	.word	0x20000000
 80012dc:	08006df8 	.word	0x08006df8
 80012e0:	200000d0 	.word	0x200000d0
 80012e4:	08006dfc 	.word	0x08006dfc
 80012e8:	200000d1 	.word	0x200000d1
 80012ec:	08006e10 	.word	0x08006e10
 80012f0:	08006e14 	.word	0x08006e14

080012f4 <display_mode_status>:

/**
 * @brief Display the current mode at the bottom of the screen
 */
static void display_mode_status(void) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af04      	add	r7, sp, #16
    // Clear status bar
    lcd_Fill(0, 280, 240, 320, BLACK);
 80012fa:	2300      	movs	r3, #0
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001302:	22f0      	movs	r2, #240	@ 0xf0
 8001304:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001308:	2000      	movs	r0, #0
 800130a:	f000 fd41 	bl	8001d90 <lcd_Fill>

    switch(current_mode) {
 800130e:	4b26      	ldr	r3, [pc, #152]	@ (80013a8 <display_mode_status+0xb4>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b02      	cmp	r3, #2
 8001314:	d024      	beq.n	8001360 <display_mode_status+0x6c>
 8001316:	2b02      	cmp	r3, #2
 8001318:	dc31      	bgt.n	800137e <display_mode_status+0x8a>
 800131a:	2b00      	cmp	r3, #0
 800131c:	d002      	beq.n	8001324 <display_mode_status+0x30>
 800131e:	2b01      	cmp	r3, #1
 8001320:	d00f      	beq.n	8001342 <display_mode_status+0x4e>
 8001322:	e02c      	b.n	800137e <display_mode_status+0x8a>
        case MODE_VIEW_TIME:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: VIEW", WHITE, BLACK, 24, 0);
 8001324:	2300      	movs	r3, #0
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	2318      	movs	r3, #24
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	2300      	movs	r3, #0
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001334:	4a1d      	ldr	r2, [pc, #116]	@ (80013ac <display_mode_status+0xb8>)
 8001336:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800133a:	200a      	movs	r0, #10
 800133c:	f001 f862 	bl	8002404 <lcd_ShowStr>
            break;
 8001340:	e01d      	b.n	800137e <display_mode_status+0x8a>
        case MODE_SET_TIME:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: SET TIME", WHITE, BLACK, 24, 0);
 8001342:	2300      	movs	r3, #0
 8001344:	9302      	str	r3, [sp, #8]
 8001346:	2318      	movs	r3, #24
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	2300      	movs	r3, #0
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001352:	4a17      	ldr	r2, [pc, #92]	@ (80013b0 <display_mode_status+0xbc>)
 8001354:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8001358:	200a      	movs	r0, #10
 800135a:	f001 f853 	bl	8002404 <lcd_ShowStr>
            break;
 800135e:	e00e      	b.n	800137e <display_mode_status+0x8a>
        case MODE_SET_ALARM:
            lcd_ShowStr(10, 290, (uint8_t*)"MODE: SET ALARM", WHITE, BLACK, 24, 0);
 8001360:	2300      	movs	r3, #0
 8001362:	9302      	str	r3, [sp, #8]
 8001364:	2318      	movs	r3, #24
 8001366:	9301      	str	r3, [sp, #4]
 8001368:	2300      	movs	r3, #0
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001370:	4a10      	ldr	r2, [pc, #64]	@ (80013b4 <display_mode_status+0xc0>)
 8001372:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8001376:	200a      	movs	r0, #10
 8001378:	f001 f844 	bl	8002404 <lcd_ShowStr>
            break;
 800137c:	bf00      	nop
    }

    // Show (A) icon if alarm is enabled
    if (alarm_enabled) {
 800137e:	4b0e      	ldr	r3, [pc, #56]	@ (80013b8 <display_mode_status+0xc4>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00d      	beq.n	80013a2 <display_mode_status+0xae>
         lcd_ShowStr(200, 290, (uint8_t*)"(A)", CYAN, BLACK, 24, 0);
 8001386:	2300      	movs	r3, #0
 8001388:	9302      	str	r3, [sp, #8]
 800138a:	2318      	movs	r3, #24
 800138c:	9301      	str	r3, [sp, #4]
 800138e:	2300      	movs	r3, #0
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001396:	4a09      	ldr	r2, [pc, #36]	@ (80013bc <display_mode_status+0xc8>)
 8001398:	f44f 7191 	mov.w	r1, #290	@ 0x122
 800139c:	20c8      	movs	r0, #200	@ 0xc8
 800139e:	f001 f831 	bl	8002404 <lcd_ShowStr>
    }
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200000c6 	.word	0x200000c6
 80013ac:	08006e18 	.word	0x08006e18
 80013b0:	08006e24 	.word	0x08006e24
 80013b4:	08006e34 	.word	0x08006e34
 80013b8:	200000d1 	.word	0x200000d1
 80013bc:	08006e44 	.word	0x08006e44

080013c0 <displayTime>:


/**
 * @brief Display time and date on LCD
 */
static void displayTime(void){
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af04      	add	r7, sp, #16
    char str_buff[5];

    // Display Time (HH:MM:SS)
	lcd_ShowIntNum(70, 100, ds3231_hours, 2, GREEN, BLACK, 24);
 80013c6:	4b64      	ldr	r3, [pc, #400]	@ (8001558 <displayTime+0x198>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	2318      	movs	r3, #24
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	2300      	movs	r3, #0
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	2302      	movs	r3, #2
 80013dc:	2164      	movs	r1, #100	@ 0x64
 80013de:	2046      	movs	r0, #70	@ 0x46
 80013e0:	f000 fe10 	bl	8002004 <lcd_ShowIntNum>
	lcd_ShowStr(100, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 80013e4:	2300      	movs	r3, #0
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	2318      	movs	r3, #24
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	2300      	movs	r3, #0
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80013f4:	4a59      	ldr	r2, [pc, #356]	@ (800155c <displayTime+0x19c>)
 80013f6:	2164      	movs	r1, #100	@ 0x64
 80013f8:	2064      	movs	r0, #100	@ 0x64
 80013fa:	f001 f803 	bl	8002404 <lcd_ShowStr>
	lcd_ShowIntNum(110, 100, ds3231_min, 2, GREEN, BLACK, 24);
 80013fe:	4b58      	ldr	r3, [pc, #352]	@ (8001560 <displayTime+0x1a0>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	2318      	movs	r3, #24
 8001406:	9302      	str	r3, [sp, #8]
 8001408:	2300      	movs	r3, #0
 800140a:	9301      	str	r3, [sp, #4]
 800140c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2302      	movs	r3, #2
 8001414:	2164      	movs	r1, #100	@ 0x64
 8001416:	206e      	movs	r0, #110	@ 0x6e
 8001418:	f000 fdf4 	bl	8002004 <lcd_ShowIntNum>
	lcd_ShowStr(140, 100, (uint8_t*)":", GREEN, BLACK, 24, 0);
 800141c:	2300      	movs	r3, #0
 800141e:	9302      	str	r3, [sp, #8]
 8001420:	2318      	movs	r3, #24
 8001422:	9301      	str	r3, [sp, #4]
 8001424:	2300      	movs	r3, #0
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800142c:	4a4b      	ldr	r2, [pc, #300]	@ (800155c <displayTime+0x19c>)
 800142e:	2164      	movs	r1, #100	@ 0x64
 8001430:	208c      	movs	r0, #140	@ 0x8c
 8001432:	f000 ffe7 	bl	8002404 <lcd_ShowStr>
	lcd_ShowIntNum(150, 100, ds3231_sec, 2, GREEN, BLACK, 24);
 8001436:	4b4b      	ldr	r3, [pc, #300]	@ (8001564 <displayTime+0x1a4>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	461a      	mov	r2, r3
 800143c:	2318      	movs	r3, #24
 800143e:	9302      	str	r3, [sp, #8]
 8001440:	2300      	movs	r3, #0
 8001442:	9301      	str	r3, [sp, #4]
 8001444:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001448:	9300      	str	r3, [sp, #0]
 800144a:	2302      	movs	r3, #2
 800144c:	2164      	movs	r1, #100	@ 0x64
 800144e:	2096      	movs	r0, #150	@ 0x96
 8001450:	f000 fdd8 	bl	8002004 <lcd_ShowIntNum>

    // Display Date (Day, DD/MM/YY)
    if (ds3231_day > 0 && ds3231_day <= 7) {
 8001454:	4b44      	ldr	r3, [pc, #272]	@ (8001568 <displayTime+0x1a8>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d00f      	beq.n	800147c <displayTime+0xbc>
 800145c:	4b42      	ldr	r3, [pc, #264]	@ (8001568 <displayTime+0x1a8>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b07      	cmp	r3, #7
 8001462:	d80b      	bhi.n	800147c <displayTime+0xbc>
        sprintf(str_buff, "%s", day_names[ds3231_day]);
 8001464:	4b40      	ldr	r3, [pc, #256]	@ (8001568 <displayTime+0x1a8>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	461a      	mov	r2, r3
 800146a:	4b40      	ldr	r3, [pc, #256]	@ (800156c <displayTime+0x1ac>)
 800146c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001470:	463b      	mov	r3, r7
 8001472:	493f      	ldr	r1, [pc, #252]	@ (8001570 <displayTime+0x1b0>)
 8001474:	4618      	mov	r0, r3
 8001476:	f004 fffd 	bl	8006474 <siprintf>
 800147a:	e004      	b.n	8001486 <displayTime+0xc6>
    } else {
        sprintf(str_buff, "??"); // Error
 800147c:	463b      	mov	r3, r7
 800147e:	493d      	ldr	r1, [pc, #244]	@ (8001574 <displayTime+0x1b4>)
 8001480:	4618      	mov	r0, r3
 8001482:	f004 fff7 	bl	8006474 <siprintf>
    }
	lcd_ShowStr(20, 130, (uint8_t*)str_buff, YELLOW, BLACK, 24, 0);
 8001486:	463a      	mov	r2, r7
 8001488:	2300      	movs	r3, #0
 800148a:	9302      	str	r3, [sp, #8]
 800148c:	2318      	movs	r3, #24
 800148e:	9301      	str	r3, [sp, #4]
 8001490:	2300      	movs	r3, #0
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001498:	2182      	movs	r1, #130	@ 0x82
 800149a:	2014      	movs	r0, #20
 800149c:	f000 ffb2 	bl	8002404 <lcd_ShowStr>

	lcd_ShowIntNum(70, 130, ds3231_date, 2, YELLOW, BLACK, 24);
 80014a0:	4b35      	ldr	r3, [pc, #212]	@ (8001578 <displayTime+0x1b8>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	461a      	mov	r2, r3
 80014a6:	2318      	movs	r3, #24
 80014a8:	9302      	str	r3, [sp, #8]
 80014aa:	2300      	movs	r3, #0
 80014ac:	9301      	str	r3, [sp, #4]
 80014ae:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	2302      	movs	r3, #2
 80014b6:	2182      	movs	r1, #130	@ 0x82
 80014b8:	2046      	movs	r0, #70	@ 0x46
 80014ba:	f000 fda3 	bl	8002004 <lcd_ShowIntNum>
	lcd_ShowStr(100, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 80014be:	2300      	movs	r3, #0
 80014c0:	9302      	str	r3, [sp, #8]
 80014c2:	2318      	movs	r3, #24
 80014c4:	9301      	str	r3, [sp, #4]
 80014c6:	2300      	movs	r3, #0
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80014ce:	4a2b      	ldr	r2, [pc, #172]	@ (800157c <displayTime+0x1bc>)
 80014d0:	2182      	movs	r1, #130	@ 0x82
 80014d2:	2064      	movs	r0, #100	@ 0x64
 80014d4:	f000 ff96 	bl	8002404 <lcd_ShowStr>
	lcd_ShowIntNum(110, 130, ds3231_month, 2, YELLOW, BLACK, 24);
 80014d8:	4b29      	ldr	r3, [pc, #164]	@ (8001580 <displayTime+0x1c0>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	461a      	mov	r2, r3
 80014de:	2318      	movs	r3, #24
 80014e0:	9302      	str	r3, [sp, #8]
 80014e2:	2300      	movs	r3, #0
 80014e4:	9301      	str	r3, [sp, #4]
 80014e6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2302      	movs	r3, #2
 80014ee:	2182      	movs	r1, #130	@ 0x82
 80014f0:	206e      	movs	r0, #110	@ 0x6e
 80014f2:	f000 fd87 	bl	8002004 <lcd_ShowIntNum>
	lcd_ShowStr(140, 130, (uint8_t*)"/", YELLOW, BLACK, 24, 0);
 80014f6:	2300      	movs	r3, #0
 80014f8:	9302      	str	r3, [sp, #8]
 80014fa:	2318      	movs	r3, #24
 80014fc:	9301      	str	r3, [sp, #4]
 80014fe:	2300      	movs	r3, #0
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001506:	4a1d      	ldr	r2, [pc, #116]	@ (800157c <displayTime+0x1bc>)
 8001508:	2182      	movs	r1, #130	@ 0x82
 800150a:	208c      	movs	r0, #140	@ 0x8c
 800150c:	f000 ff7a 	bl	8002404 <lcd_ShowStr>
	lcd_ShowIntNum(150, 130, ds3231_year, 2, YELLOW, BLACK, 24);
 8001510:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <displayTime+0x1c4>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	2318      	movs	r3, #24
 8001518:	9302      	str	r3, [sp, #8]
 800151a:	2300      	movs	r3, #0
 800151c:	9301      	str	r3, [sp, #4]
 800151e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	2302      	movs	r3, #2
 8001526:	2182      	movs	r1, #130	@ 0x82
 8001528:	2096      	movs	r0, #150	@ 0x96
 800152a:	f000 fd6b 	bl	8002004 <lcd_ShowIntNum>

    // Clear settings area if in VIEW mode and alarm is not triggered
    if (current_mode == MODE_VIEW_TIME && !alarm_triggered) {
 800152e:	4b16      	ldr	r3, [pc, #88]	@ (8001588 <displayTime+0x1c8>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d10b      	bne.n	800154e <displayTime+0x18e>
 8001536:	4b15      	ldr	r3, [pc, #84]	@ (800158c <displayTime+0x1cc>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d107      	bne.n	800154e <displayTime+0x18e>
         lcd_Fill(0, 160, 240, 220, BLACK);
 800153e:	2300      	movs	r3, #0
 8001540:	9300      	str	r3, [sp, #0]
 8001542:	23dc      	movs	r3, #220	@ 0xdc
 8001544:	22f0      	movs	r2, #240	@ 0xf0
 8001546:	21a0      	movs	r1, #160	@ 0xa0
 8001548:	2000      	movs	r0, #0
 800154a:	f000 fc21 	bl	8001d90 <lcd_Fill>
    }
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	200000e3 	.word	0x200000e3
 800155c:	08006df8 	.word	0x08006df8
 8001560:	200000e4 	.word	0x200000e4
 8001564:	200000e5 	.word	0x200000e5
 8001568:	200000e7 	.word	0x200000e7
 800156c:	20000004 	.word	0x20000004
 8001570:	08006e00 	.word	0x08006e00
 8001574:	08006e48 	.word	0x08006e48
 8001578:	200000e6 	.word	0x200000e6
 800157c:	08006e04 	.word	0x08006e04
 8001580:	200000e8 	.word	0x200000e8
 8001584:	200000e9 	.word	0x200000e9
 8001588:	200000c6 	.word	0x200000c6
 800158c:	200000d2 	.word	0x200000d2

08001590 <clock_fsm_run>:


/**
 * @brief Main FSM execution function. Call this from the main loop.
 */
void clock_fsm_run(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
    // --- Update 2Hz blink flag ---
    blink_counter = (blink_counter + 1) % 10; // 10 * 50ms = 500ms (2Hz)
 8001594:	4b1a      	ldr	r3, [pc, #104]	@ (8001600 <clock_fsm_run+0x70>)
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	1c5a      	adds	r2, r3, #1
 800159a:	4b1a      	ldr	r3, [pc, #104]	@ (8001604 <clock_fsm_run+0x74>)
 800159c:	fb83 1302 	smull	r1, r3, r3, r2
 80015a0:	1099      	asrs	r1, r3, #2
 80015a2:	17d3      	asrs	r3, r2, #31
 80015a4:	1ac9      	subs	r1, r1, r3
 80015a6:	460b      	mov	r3, r1
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	1ad1      	subs	r1, r2, r3
 80015b0:	b28a      	uxth	r2, r1
 80015b2:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <clock_fsm_run+0x70>)
 80015b4:	801a      	strh	r2, [r3, #0]
    blink_flag = (blink_counter < 5) ? 1 : 0; // 250ms ON (1), 250ms OFF (0)
 80015b6:	4b12      	ldr	r3, [pc, #72]	@ (8001600 <clock_fsm_run+0x70>)
 80015b8:	881b      	ldrh	r3, [r3, #0]
 80015ba:	2b04      	cmp	r3, #4
 80015bc:	bf94      	ite	ls
 80015be:	2301      	movls	r3, #1
 80015c0:	2300      	movhi	r3, #0
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	461a      	mov	r2, r3
 80015c6:	4b10      	ldr	r3, [pc, #64]	@ (8001608 <clock_fsm_run+0x78>)
 80015c8:	701a      	strb	r2, [r3, #0]

    // --- Handle mode switching ---
    handle_mode_switch();
 80015ca:	f7ff fa9f 	bl	8000b0c <handle_mode_switch>

    // --- FSM logic ---
    switch(current_mode) {
 80015ce:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <clock_fsm_run+0x7c>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d00c      	beq.n	80015f0 <clock_fsm_run+0x60>
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	dc0d      	bgt.n	80015f6 <clock_fsm_run+0x66>
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d002      	beq.n	80015e4 <clock_fsm_run+0x54>
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d003      	beq.n	80015ea <clock_fsm_run+0x5a>
 80015e2:	e008      	b.n	80015f6 <clock_fsm_run+0x66>
        case MODE_VIEW_TIME:
            handle_view_time_mode();
 80015e4:	f7ff fb42 	bl	8000c6c <handle_view_time_mode>
            break;
 80015e8:	e005      	b.n	80015f6 <clock_fsm_run+0x66>
        case MODE_SET_TIME:
            handle_set_time_mode();
 80015ea:	f7ff fbd9 	bl	8000da0 <handle_set_time_mode>
            break;
 80015ee:	e002      	b.n	80015f6 <clock_fsm_run+0x66>
        case MODE_SET_ALARM:
            handle_set_alarm_mode();
 80015f0:	f7ff fd88 	bl	8001104 <handle_set_alarm_mode>
            break;
 80015f4:	bf00      	nop
    }

    // --- Display current mode status ---
    display_mode_status();
 80015f6:	f7ff fe7d 	bl	80012f4 <display_mode_status>
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200000d6 	.word	0x200000d6
 8001604:	66666667 	.word	0x66666667
 8001608:	200000d8 	.word	0x200000d8
 800160c:	200000c6 	.word	0x200000c6

08001610 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8001614:	201e      	movs	r0, #30
 8001616:	f001 facf 	bl	8002bb8 <DEC2BCD>
 800161a:	4603      	mov	r3, r0
 800161c:	461a      	mov	r2, r3
 800161e:	4b1c      	ldr	r3, [pc, #112]	@ (8001690 <ds3231_init+0x80>)
 8001620:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8001622:	2016      	movs	r0, #22
 8001624:	f001 fac8 	bl	8002bb8 <DEC2BCD>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <ds3231_init+0x80>)
 800162e:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8001630:	2015      	movs	r0, #21
 8001632:	f001 fac1 	bl	8002bb8 <DEC2BCD>
 8001636:	4603      	mov	r3, r0
 8001638:	461a      	mov	r2, r3
 800163a:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <ds3231_init+0x80>)
 800163c:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 800163e:	2006      	movs	r0, #6
 8001640:	f001 faba 	bl	8002bb8 <DEC2BCD>
 8001644:	4603      	mov	r3, r0
 8001646:	461a      	mov	r2, r3
 8001648:	4b11      	ldr	r3, [pc, #68]	@ (8001690 <ds3231_init+0x80>)
 800164a:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 800164c:	200f      	movs	r0, #15
 800164e:	f001 fab3 	bl	8002bb8 <DEC2BCD>
 8001652:	4603      	mov	r3, r0
 8001654:	461a      	mov	r2, r3
 8001656:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <ds3231_init+0x80>)
 8001658:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 800165a:	2009      	movs	r0, #9
 800165c:	f001 faac 	bl	8002bb8 <DEC2BCD>
 8001660:	4603      	mov	r3, r0
 8001662:	461a      	mov	r2, r3
 8001664:	4b0a      	ldr	r3, [pc, #40]	@ (8001690 <ds3231_init+0x80>)
 8001666:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8001668:	2017      	movs	r0, #23
 800166a:	f001 faa5 	bl	8002bb8 <DEC2BCD>
 800166e:	4603      	mov	r3, r0
 8001670:	461a      	mov	r2, r3
 8001672:	4b07      	ldr	r3, [pc, #28]	@ (8001690 <ds3231_init+0x80>)
 8001674:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 8001676:	2332      	movs	r3, #50	@ 0x32
 8001678:	2203      	movs	r2, #3
 800167a:	21d0      	movs	r1, #208	@ 0xd0
 800167c:	4805      	ldr	r0, [pc, #20]	@ (8001694 <ds3231_init+0x84>)
 800167e:	f002 faad 	bl	8003bdc <HAL_I2C_IsDeviceReady>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <ds3231_init+0x7c>
		while(1);
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <ds3231_init+0x78>
	};
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000dc 	.word	0x200000dc
 8001694:	20000140 	.word	0x20000140

08001698 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 8001698:	b580      	push	{r7, lr}
 800169a:	b088      	sub	sp, #32
 800169c:	af04      	add	r7, sp, #16
 800169e:	4603      	mov	r3, r0
 80016a0:	460a      	mov	r2, r1
 80016a2:	71fb      	strb	r3, [r7, #7]
 80016a4:	4613      	mov	r3, r2
 80016a6:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80016a8:	79bb      	ldrb	r3, [r7, #6]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f001 fa84 	bl	8002bb8 <DEC2BCD>
 80016b0:	4603      	mov	r3, r0
 80016b2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	230a      	movs	r3, #10
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	2301      	movs	r3, #1
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	f107 030f 	add.w	r3, r7, #15
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2301      	movs	r3, #1
 80016c8:	21d0      	movs	r1, #208	@ 0xd0
 80016ca:	4803      	ldr	r0, [pc, #12]	@ (80016d8 <ds3231_Write+0x40>)
 80016cc:	f001 ff66 	bl	800359c <HAL_I2C_Mem_Write>
}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000140 	.word	0x20000140

080016dc <ds3231_ReadTime>:

void ds3231_ReadTime(){
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 80016e2:	230a      	movs	r3, #10
 80016e4:	9302      	str	r3, [sp, #8]
 80016e6:	2307      	movs	r3, #7
 80016e8:	9301      	str	r3, [sp, #4]
 80016ea:	4b25      	ldr	r3, [pc, #148]	@ (8001780 <ds3231_ReadTime+0xa4>)
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	2301      	movs	r3, #1
 80016f0:	2200      	movs	r2, #0
 80016f2:	21d0      	movs	r1, #208	@ 0xd0
 80016f4:	4823      	ldr	r0, [pc, #140]	@ (8001784 <ds3231_ReadTime+0xa8>)
 80016f6:	f002 f84b 	bl	8003790 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 80016fa:	4b21      	ldr	r3, [pc, #132]	@ (8001780 <ds3231_ReadTime+0xa4>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f001 fa40 	bl	8002b84 <BCD2DEC>
 8001704:	4603      	mov	r3, r0
 8001706:	461a      	mov	r2, r3
 8001708:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <ds3231_ReadTime+0xac>)
 800170a:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 800170c:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <ds3231_ReadTime+0xa4>)
 800170e:	785b      	ldrb	r3, [r3, #1]
 8001710:	4618      	mov	r0, r3
 8001712:	f001 fa37 	bl	8002b84 <BCD2DEC>
 8001716:	4603      	mov	r3, r0
 8001718:	461a      	mov	r2, r3
 800171a:	4b1c      	ldr	r3, [pc, #112]	@ (800178c <ds3231_ReadTime+0xb0>)
 800171c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800171e:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <ds3231_ReadTime+0xa4>)
 8001720:	789b      	ldrb	r3, [r3, #2]
 8001722:	4618      	mov	r0, r3
 8001724:	f001 fa2e 	bl	8002b84 <BCD2DEC>
 8001728:	4603      	mov	r3, r0
 800172a:	461a      	mov	r2, r3
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <ds3231_ReadTime+0xb4>)
 800172e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8001730:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <ds3231_ReadTime+0xa4>)
 8001732:	78db      	ldrb	r3, [r3, #3]
 8001734:	4618      	mov	r0, r3
 8001736:	f001 fa25 	bl	8002b84 <BCD2DEC>
 800173a:	4603      	mov	r3, r0
 800173c:	461a      	mov	r2, r3
 800173e:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <ds3231_ReadTime+0xb8>)
 8001740:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <ds3231_ReadTime+0xa4>)
 8001744:	791b      	ldrb	r3, [r3, #4]
 8001746:	4618      	mov	r0, r3
 8001748:	f001 fa1c 	bl	8002b84 <BCD2DEC>
 800174c:	4603      	mov	r3, r0
 800174e:	461a      	mov	r2, r3
 8001750:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <ds3231_ReadTime+0xbc>)
 8001752:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8001754:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <ds3231_ReadTime+0xa4>)
 8001756:	795b      	ldrb	r3, [r3, #5]
 8001758:	4618      	mov	r0, r3
 800175a:	f001 fa13 	bl	8002b84 <BCD2DEC>
 800175e:	4603      	mov	r3, r0
 8001760:	461a      	mov	r2, r3
 8001762:	4b0e      	ldr	r3, [pc, #56]	@ (800179c <ds3231_ReadTime+0xc0>)
 8001764:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <ds3231_ReadTime+0xa4>)
 8001768:	799b      	ldrb	r3, [r3, #6]
 800176a:	4618      	mov	r0, r3
 800176c:	f001 fa0a 	bl	8002b84 <BCD2DEC>
 8001770:	4603      	mov	r3, r0
 8001772:	461a      	mov	r2, r3
 8001774:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <ds3231_ReadTime+0xc4>)
 8001776:	701a      	strb	r2, [r3, #0]
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	200000dc 	.word	0x200000dc
 8001784:	20000140 	.word	0x20000140
 8001788:	200000e5 	.word	0x200000e5
 800178c:	200000e4 	.word	0x200000e4
 8001790:	200000e3 	.word	0x200000e3
 8001794:	200000e7 	.word	0x200000e7
 8001798:	200000e6 	.word	0x200000e6
 800179c:	200000e8 	.word	0x200000e8
 80017a0:	200000e9 	.word	0x200000e9

080017a4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08e      	sub	sp, #56	@ 0x38
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80017aa:	f107 031c 	add.w	r3, r7, #28
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	605a      	str	r2, [r3, #4]
 80017b4:	609a      	str	r2, [r3, #8]
 80017b6:	60da      	str	r2, [r3, #12]
 80017b8:	611a      	str	r2, [r3, #16]
 80017ba:	615a      	str	r2, [r3, #20]
 80017bc:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80017be:	463b      	mov	r3, r7
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
 80017cc:	615a      	str	r2, [r3, #20]
 80017ce:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80017d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017d2:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80017d6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80017d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017da:	4a2e      	ldr	r2, [pc, #184]	@ (8001894 <MX_FSMC_Init+0xf0>)
 80017dc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80017de:	4b2c      	ldr	r3, [pc, #176]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80017e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80017ea:	4b29      	ldr	r3, [pc, #164]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80017f0:	4b27      	ldr	r3, [pc, #156]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017f2:	2210      	movs	r2, #16
 80017f4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80017f6:	4b26      	ldr	r3, [pc, #152]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80017fc:	4b24      	ldr	r3, [pc, #144]	@ (8001890 <MX_FSMC_Init+0xec>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001802:	4b23      	ldr	r3, [pc, #140]	@ (8001890 <MX_FSMC_Init+0xec>)
 8001804:	2200      	movs	r2, #0
 8001806:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001808:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <MX_FSMC_Init+0xec>)
 800180a:	2200      	movs	r2, #0
 800180c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800180e:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <MX_FSMC_Init+0xec>)
 8001810:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001814:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001816:	4b1e      	ldr	r3, [pc, #120]	@ (8001890 <MX_FSMC_Init+0xec>)
 8001818:	2200      	movs	r2, #0
 800181a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800181c:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <MX_FSMC_Init+0xec>)
 800181e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001822:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <MX_FSMC_Init+0xec>)
 8001826:	2200      	movs	r2, #0
 8001828:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <MX_FSMC_Init+0xec>)
 800182c:	2200      	movs	r2, #0
 800182e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001830:	4b17      	ldr	r3, [pc, #92]	@ (8001890 <MX_FSMC_Init+0xec>)
 8001832:	2200      	movs	r2, #0
 8001834:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001836:	230f      	movs	r3, #15
 8001838:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800183a:	230f      	movs	r3, #15
 800183c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800183e:	233c      	movs	r3, #60	@ 0x3c
 8001840:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8001846:	2310      	movs	r3, #16
 8001848:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 800184a:	2311      	movs	r3, #17
 800184c:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800184e:	2300      	movs	r3, #0
 8001850:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001852:	2308      	movs	r3, #8
 8001854:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001856:	230f      	movs	r3, #15
 8001858:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800185a:	2309      	movs	r3, #9
 800185c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001862:	2310      	movs	r3, #16
 8001864:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001866:	2311      	movs	r3, #17
 8001868:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800186a:	2300      	movs	r3, #0
 800186c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800186e:	463a      	mov	r2, r7
 8001870:	f107 031c 	add.w	r3, r7, #28
 8001874:	4619      	mov	r1, r3
 8001876:	4806      	ldr	r0, [pc, #24]	@ (8001890 <MX_FSMC_Init+0xec>)
 8001878:	f004 f866 	bl	8005948 <HAL_SRAM_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001882:	f000 ff8f 	bl	80027a4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001886:	bf00      	nop
 8001888:	3738      	adds	r7, #56	@ 0x38
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200000ec 	.word	0x200000ec
 8001894:	a0000104 	.word	0xa0000104

08001898 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80018ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001920 <HAL_FSMC_MspInit+0x88>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d131      	bne.n	8001918 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80018b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <HAL_FSMC_MspInit+0x88>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	603b      	str	r3, [r7, #0]
 80018be:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_FSMC_MspInit+0x8c>)
 80018c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018c2:	4a18      	ldr	r2, [pc, #96]	@ (8001924 <HAL_FSMC_MspInit+0x8c>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6393      	str	r3, [r2, #56]	@ 0x38
 80018ca:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <HAL_FSMC_MspInit+0x8c>)
 80018cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80018d6:	f64f 7388 	movw	r3, #65416	@ 0xff88
 80018da:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018dc:	2302      	movs	r3, #2
 80018de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e4:	2303      	movs	r3, #3
 80018e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80018e8:	230c      	movs	r3, #12
 80018ea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	4619      	mov	r1, r3
 80018f0:	480d      	ldr	r0, [pc, #52]	@ (8001928 <HAL_FSMC_MspInit+0x90>)
 80018f2:	f001 fb59 	bl	8002fa8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80018f6:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80018fa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fc:	2302      	movs	r3, #2
 80018fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001908:	230c      	movs	r3, #12
 800190a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	4619      	mov	r1, r3
 8001910:	4806      	ldr	r0, [pc, #24]	@ (800192c <HAL_FSMC_MspInit+0x94>)
 8001912:	f001 fb49 	bl	8002fa8 <HAL_GPIO_Init>
 8001916:	e000      	b.n	800191a <HAL_FSMC_MspInit+0x82>
    return;
 8001918:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	2000013c 	.word	0x2000013c
 8001924:	40023800 	.word	0x40023800
 8001928:	40021000 	.word	0x40021000
 800192c:	40020c00 	.word	0x40020c00

08001930 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001938:	f7ff ffae 	bl	8001898 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08c      	sub	sp, #48	@ 0x30
 8001948:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194a:	f107 031c 	add.w	r3, r7, #28
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
 8001958:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	61bb      	str	r3, [r7, #24]
 800195e:	4b6f      	ldr	r3, [pc, #444]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	4a6e      	ldr	r2, [pc, #440]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001964:	f043 0310 	orr.w	r3, r3, #16
 8001968:	6313      	str	r3, [r2, #48]	@ 0x30
 800196a:	4b6c      	ldr	r3, [pc, #432]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	f003 0310 	and.w	r3, r3, #16
 8001972:	61bb      	str	r3, [r7, #24]
 8001974:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	4b68      	ldr	r3, [pc, #416]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4a67      	ldr	r2, [pc, #412]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001980:	f043 0304 	orr.w	r3, r3, #4
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4b65      	ldr	r3, [pc, #404]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
 8001996:	4b61      	ldr	r3, [pc, #388]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	4a60      	ldr	r2, [pc, #384]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 800199c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a2:	4b5e      	ldr	r3, [pc, #376]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	4b5a      	ldr	r3, [pc, #360]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	4a59      	ldr	r2, [pc, #356]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019be:	4b57      	ldr	r3, [pc, #348]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	4b53      	ldr	r3, [pc, #332]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	4a52      	ldr	r2, [pc, #328]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019d4:	f043 0308 	orr.w	r3, r3, #8
 80019d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019da:	4b50      	ldr	r3, [pc, #320]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	4b4c      	ldr	r3, [pc, #304]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	4a4b      	ldr	r2, [pc, #300]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f6:	4b49      	ldr	r3, [pc, #292]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	603b      	str	r3, [r7, #0]
 8001a06:	4b45      	ldr	r3, [pc, #276]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a44      	ldr	r2, [pc, #272]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001a0c:	f043 0302 	orr.w	r3, r3, #2
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b42      	ldr	r3, [pc, #264]	@ (8001b1c <MX_GPIO_Init+0x1d8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	603b      	str	r3, [r7, #0]
 8001a1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2170      	movs	r1, #112	@ 0x70
 8001a22:	483f      	ldr	r0, [pc, #252]	@ (8001b20 <MX_GPIO_Init+0x1dc>)
 8001a24:	f001 fc5c 	bl	80032e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a2e:	483d      	ldr	r0, [pc, #244]	@ (8001b24 <MX_GPIO_Init+0x1e0>)
 8001a30:	f001 fc56 	bl	80032e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001a34:	2200      	movs	r2, #0
 8001a36:	2140      	movs	r1, #64	@ 0x40
 8001a38:	483b      	ldr	r0, [pc, #236]	@ (8001b28 <MX_GPIO_Init+0x1e4>)
 8001a3a:	f001 fc51 	bl	80032e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a44:	4839      	ldr	r0, [pc, #228]	@ (8001b2c <MX_GPIO_Init+0x1e8>)
 8001a46:	f001 fc4b 	bl	80032e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2108      	movs	r1, #8
 8001a4e:	4838      	ldr	r0, [pc, #224]	@ (8001b30 <MX_GPIO_Init+0x1ec>)
 8001a50:	f001 fc46 	bl	80032e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001a54:	2370      	movs	r3, #112	@ 0x70
 8001a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a64:	f107 031c 	add.w	r3, r7, #28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	482d      	ldr	r0, [pc, #180]	@ (8001b20 <MX_GPIO_Init+0x1dc>)
 8001a6c:	f001 fa9c 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001a70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a76:	2301      	movs	r3, #1
 8001a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001a82:	f107 031c 	add.w	r3, r7, #28
 8001a86:	4619      	mov	r1, r3
 8001a88:	4826      	ldr	r0, [pc, #152]	@ (8001b24 <MX_GPIO_Init+0x1e0>)
 8001a8a:	f001 fa8d 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001a8e:	23c0      	movs	r3, #192	@ 0xc0
 8001a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a92:	2300      	movs	r3, #0
 8001a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9a:	f107 031c 	add.w	r3, r7, #28
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4822      	ldr	r0, [pc, #136]	@ (8001b2c <MX_GPIO_Init+0x1e8>)
 8001aa2:	f001 fa81 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001aa6:	2330      	movs	r3, #48	@ 0x30
 8001aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab2:	f107 031c 	add.w	r3, r7, #28
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	481a      	ldr	r0, [pc, #104]	@ (8001b24 <MX_GPIO_Init+0x1e0>)
 8001aba:	f001 fa75 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8001abe:	2340      	movs	r3, #64	@ 0x40
 8001ac0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001ace:	f107 031c 	add.w	r3, r7, #28
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4814      	ldr	r0, [pc, #80]	@ (8001b28 <MX_GPIO_Init+0x1e4>)
 8001ad6:	f001 fa67 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001ada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ade:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001aec:	f107 031c 	add.w	r3, r7, #28
 8001af0:	4619      	mov	r1, r3
 8001af2:	480e      	ldr	r0, [pc, #56]	@ (8001b2c <MX_GPIO_Init+0x1e8>)
 8001af4:	f001 fa58 	bl	8002fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001af8:	2308      	movs	r3, #8
 8001afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afc:	2301      	movs	r3, #1
 8001afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001b08:	f107 031c 	add.w	r3, r7, #28
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4808      	ldr	r0, [pc, #32]	@ (8001b30 <MX_GPIO_Init+0x1ec>)
 8001b10:	f001 fa4a 	bl	8002fa8 <HAL_GPIO_Init>

}
 8001b14:	bf00      	nop
 8001b16:	3730      	adds	r7, #48	@ 0x30
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40021000 	.word	0x40021000
 8001b24:	40020800 	.word	0x40020800
 8001b28:	40021800 	.word	0x40021800
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	40020c00 	.word	0x40020c00

08001b34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b38:	4b12      	ldr	r3, [pc, #72]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b3a:	4a13      	ldr	r2, [pc, #76]	@ (8001b88 <MX_I2C1_Init+0x54>)
 8001b3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b3e:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b40:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <MX_I2C1_Init+0x58>)
 8001b42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b52:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b58:	4b0a      	ldr	r3, [pc, #40]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b5e:	4b09      	ldr	r3, [pc, #36]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b64:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b6a:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b70:	4804      	ldr	r0, [pc, #16]	@ (8001b84 <MX_I2C1_Init+0x50>)
 8001b72:	f001 fbcf 	bl	8003314 <HAL_I2C_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b7c:	f000 fe12 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000140 	.word	0x20000140
 8001b88:	40005400 	.word	0x40005400
 8001b8c:	000186a0 	.word	0x000186a0

08001b90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a19      	ldr	r2, [pc, #100]	@ (8001c14 <HAL_I2C_MspInit+0x84>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d12b      	bne.n	8001c0a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <HAL_I2C_MspInit+0x88>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	4a17      	ldr	r2, [pc, #92]	@ (8001c18 <HAL_I2C_MspInit+0x88>)
 8001bbc:	f043 0302 	orr.w	r3, r3, #2
 8001bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc2:	4b15      	ldr	r3, [pc, #84]	@ (8001c18 <HAL_I2C_MspInit+0x88>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bce:	23c0      	movs	r3, #192	@ 0xc0
 8001bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bd2:	2312      	movs	r3, #18
 8001bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bde:	2304      	movs	r3, #4
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	480c      	ldr	r0, [pc, #48]	@ (8001c1c <HAL_I2C_MspInit+0x8c>)
 8001bea:	f001 f9dd 	bl	8002fa8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <HAL_I2C_MspInit+0x88>)
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	4a08      	ldr	r2, [pc, #32]	@ (8001c18 <HAL_I2C_MspInit+0x88>)
 8001bf8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bfe:	4b06      	ldr	r3, [pc, #24]	@ (8001c18 <HAL_I2C_MspInit+0x88>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	3728      	adds	r7, #40	@ 0x28
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40005400 	.word	0x40005400
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	40020400 	.word	0x40020400

08001c20 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg) //
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001c2a:	4a04      	ldr	r2, [pc, #16]	@ (8001c3c <LCD_WR_REG+0x1c>)
 8001c2c:	88fb      	ldrh	r3, [r7, #6]
 8001c2e:	8013      	strh	r3, [r2, #0]
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	600ffffe 	.word	0x600ffffe

08001c40 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001c4a:	4a04      	ldr	r2, [pc, #16]	@ (8001c5c <LCD_WR_DATA+0x1c>)
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	8053      	strh	r3, [r2, #2]
}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr
 8001c5c:	600ffffe 	.word	0x600ffffe

08001c60 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001c66:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <LCD_RD_DATA+0x20>)
 8001c68:	885b      	ldrh	r3, [r3, #2]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	b29b      	uxth	r3, r3
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	600ffffe 	.word	0x600ffffe

08001c84 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001c84:	b590      	push	{r4, r7, lr}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4604      	mov	r4, r0
 8001c8c:	4608      	mov	r0, r1
 8001c8e:	4611      	mov	r1, r2
 8001c90:	461a      	mov	r2, r3
 8001c92:	4623      	mov	r3, r4
 8001c94:	80fb      	strh	r3, [r7, #6]
 8001c96:	4603      	mov	r3, r0
 8001c98:	80bb      	strh	r3, [r7, #4]
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	807b      	strh	r3, [r7, #2]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8001ca2:	202a      	movs	r0, #42	@ 0x2a
 8001ca4:	f7ff ffbc 	bl	8001c20 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	0a1b      	lsrs	r3, r3, #8
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff ffc6 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff ffc0 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001cc0:	887b      	ldrh	r3, [r7, #2]
 8001cc2:	0a1b      	lsrs	r3, r3, #8
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ffba 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001ccc:	887b      	ldrh	r3, [r7, #2]
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff ffb4 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001cd8:	202b      	movs	r0, #43	@ 0x2b
 8001cda:	f7ff ffa1 	bl	8001c20 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001cde:	88bb      	ldrh	r3, [r7, #4]
 8001ce0:	0a1b      	lsrs	r3, r3, #8
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ffab 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001cea:	88bb      	ldrh	r3, [r7, #4]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ffa5 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001cf6:	883b      	ldrh	r3, [r7, #0]
 8001cf8:	0a1b      	lsrs	r3, r3, #8
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff ff9f 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001d02:	883b      	ldrh	r3, [r7, #0]
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff ff99 	bl	8001c40 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001d0e:	202c      	movs	r0, #44	@ 0x2c
 8001d10:	f7ff ff86 	bl	8001c20 <LCD_WR_REG>
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd90      	pop	{r4, r7, pc}

08001d1c <lcd_Clear>:
	return (((r>>11)<<11)|((g>>10)<<5)|(b>>11));
}


void lcd_Clear(uint16_t color) //
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	uint8_t buffer[2];
	buffer[0] = color >> 8;
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	723b      	strb	r3, [r7, #8]
	buffer[1] = color;
 8001d30:	88fb      	ldrh	r3, [r7, #6]
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	727b      	strb	r3, [r7, #9]
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001d36:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <lcd_Clear+0x70>)
 8001d38:	881b      	ldrh	r3, [r3, #0]
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	4b13      	ldr	r3, [pc, #76]	@ (8001d8c <lcd_Clear+0x70>)
 8001d40:	885b      	ldrh	r3, [r3, #2]
 8001d42:	3b01      	subs	r3, #1
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	2100      	movs	r1, #0
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7ff ff9b 	bl	8001c84 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001d4e:	2300      	movs	r3, #0
 8001d50:	81fb      	strh	r3, [r7, #14]
 8001d52:	e011      	b.n	8001d78 <lcd_Clear+0x5c>
	{
		for(j=0;j<lcddev.height;j++)
 8001d54:	2300      	movs	r3, #0
 8001d56:	81bb      	strh	r3, [r7, #12]
 8001d58:	e006      	b.n	8001d68 <lcd_Clear+0x4c>
		{
			LCD_WR_DATA(color);
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff ff6f 	bl	8001c40 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001d62:	89bb      	ldrh	r3, [r7, #12]
 8001d64:	3301      	adds	r3, #1
 8001d66:	81bb      	strh	r3, [r7, #12]
 8001d68:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <lcd_Clear+0x70>)
 8001d6a:	885b      	ldrh	r3, [r3, #2]
 8001d6c:	89ba      	ldrh	r2, [r7, #12]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d3f3      	bcc.n	8001d5a <lcd_Clear+0x3e>
	for(i=0;i<lcddev.width;i++)
 8001d72:	89fb      	ldrh	r3, [r7, #14]
 8001d74:	3301      	adds	r3, #1
 8001d76:	81fb      	strh	r3, [r7, #14]
 8001d78:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <lcd_Clear+0x70>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	89fa      	ldrh	r2, [r7, #14]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d3e8      	bcc.n	8001d54 <lcd_Clear+0x38>
//			sram_WriteBuffer(&buffer, (i*lcddev.width+j)*4, 2);
		}
	}
}
 8001d82:	bf00      	nop
 8001d84:	bf00      	nop
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20000194 	.word	0x20000194

08001d90 <lcd_Fill>:

void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4604      	mov	r4, r0
 8001d98:	4608      	mov	r0, r1
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4623      	mov	r3, r4
 8001da0:	80fb      	strh	r3, [r7, #6]
 8001da2:	4603      	mov	r3, r0
 8001da4:	80bb      	strh	r3, [r7, #4]
 8001da6:	460b      	mov	r3, r1
 8001da8:	807b      	strh	r3, [r7, #2]
 8001daa:	4613      	mov	r3, r2
 8001dac:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8001dae:	887b      	ldrh	r3, [r7, #2]
 8001db0:	3b01      	subs	r3, #1
 8001db2:	b29a      	uxth	r2, r3
 8001db4:	883b      	ldrh	r3, [r7, #0]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	88b9      	ldrh	r1, [r7, #4]
 8001dbc:	88f8      	ldrh	r0, [r7, #6]
 8001dbe:	f7ff ff61 	bl	8001c84 <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8001dc2:	88bb      	ldrh	r3, [r7, #4]
 8001dc4:	81fb      	strh	r3, [r7, #14]
 8001dc6:	e010      	b.n	8001dea <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	81bb      	strh	r3, [r7, #12]
 8001dcc:	e006      	b.n	8001ddc <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8001dce:	8c3b      	ldrh	r3, [r7, #32]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff35 	bl	8001c40 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8001dd6:	89bb      	ldrh	r3, [r7, #12]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	81bb      	strh	r3, [r7, #12]
 8001ddc:	89ba      	ldrh	r2, [r7, #12]
 8001dde:	887b      	ldrh	r3, [r7, #2]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d3f4      	bcc.n	8001dce <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001de4:	89fb      	ldrh	r3, [r7, #14]
 8001de6:	3301      	adds	r3, #1
 8001de8:	81fb      	strh	r3, [r7, #14]
 8001dea:	89fa      	ldrh	r2, [r7, #14]
 8001dec:	883b      	ldrh	r3, [r7, #0]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d3ea      	bcc.n	8001dc8 <lcd_Fill+0x38>
		}
	}
}
 8001df2:	bf00      	nop
 8001df4:	bf00      	nop
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd90      	pop	{r4, r7, pc}

08001dfc <lcd_DrawPoint>:

void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	80fb      	strh	r3, [r7, #6]
 8001e06:	460b      	mov	r3, r1
 8001e08:	80bb      	strh	r3, [r7, #4]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8001e0e:	88bb      	ldrh	r3, [r7, #4]
 8001e10:	88fa      	ldrh	r2, [r7, #6]
 8001e12:	88b9      	ldrh	r1, [r7, #4]
 8001e14:	88f8      	ldrh	r0, [r7, #6]
 8001e16:	f7ff ff35 	bl	8001c84 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001e1a:	887b      	ldrh	r3, [r7, #2]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff0f 	bl	8001c40 <LCD_WR_DATA>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001e2c:	b590      	push	{r4, r7, lr}
 8001e2e:	b087      	sub	sp, #28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4604      	mov	r4, r0
 8001e34:	4608      	mov	r0, r1
 8001e36:	4611      	mov	r1, r2
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4623      	mov	r3, r4
 8001e3c:	80fb      	strh	r3, [r7, #6]
 8001e3e:	4603      	mov	r3, r0
 8001e40:	80bb      	strh	r3, [r7, #4]
 8001e42:	460b      	mov	r3, r1
 8001e44:	70fb      	strb	r3, [r7, #3]
 8001e46:	4613      	mov	r3, r2
 8001e48:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001e52:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001e56:	085b      	lsrs	r3, r3, #1
 8001e58:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	08db      	lsrs	r3, r3, #3
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	461a      	mov	r2, r3
 8001e62:	7bfb      	ldrb	r3, [r7, #15]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	bf14      	ite	ne
 8001e6e:	2301      	movne	r3, #1
 8001e70:	2300      	moveq	r3, #0
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	4413      	add	r3, r2
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	fb12 f303 	smulbb	r3, r2, r3
 8001e82:	81bb      	strh	r3, [r7, #12]
	num=num-' ';
 8001e84:	78fb      	ldrb	r3, [r7, #3]
 8001e86:	3b20      	subs	r3, #32
 8001e88:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	88fb      	ldrh	r3, [r7, #6]
 8001e90:	4413      	add	r3, r2
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	3b01      	subs	r3, #1
 8001e96:	b29c      	uxth	r4, r3
 8001e98:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	88bb      	ldrh	r3, [r7, #4]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	3b01      	subs	r3, #1
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	88b9      	ldrh	r1, [r7, #4]
 8001eaa:	88f8      	ldrh	r0, [r7, #6]
 8001eac:	4622      	mov	r2, r4
 8001eae:	f7ff fee9 	bl	8001c84 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	827b      	strh	r3, [r7, #18]
 8001eb6:	e07a      	b.n	8001fae <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001eb8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ebc:	2b0c      	cmp	r3, #12
 8001ebe:	d028      	beq.n	8001f12 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[num][i];
 8001ec0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ec4:	2b10      	cmp	r3, #16
 8001ec6:	d108      	bne.n	8001eda <lcd_ShowChar+0xae>
 8001ec8:	78fa      	ldrb	r2, [r7, #3]
 8001eca:	8a7b      	ldrh	r3, [r7, #18]
 8001ecc:	493c      	ldr	r1, [pc, #240]	@ (8001fc0 <lcd_ShowChar+0x194>)
 8001ece:	0112      	lsls	r2, r2, #4
 8001ed0:	440a      	add	r2, r1
 8001ed2:	4413      	add	r3, r2
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	75fb      	strb	r3, [r7, #23]
 8001ed8:	e01b      	b.n	8001f12 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[num][i];
 8001eda:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ede:	2b18      	cmp	r3, #24
 8001ee0:	d10b      	bne.n	8001efa <lcd_ShowChar+0xce>
 8001ee2:	78fa      	ldrb	r2, [r7, #3]
 8001ee4:	8a79      	ldrh	r1, [r7, #18]
 8001ee6:	4837      	ldr	r0, [pc, #220]	@ (8001fc4 <lcd_ShowChar+0x198>)
 8001ee8:	4613      	mov	r3, r2
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	4413      	add	r3, r2
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	4403      	add	r3, r0
 8001ef2:	440b      	add	r3, r1
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	75fb      	strb	r3, [r7, #23]
 8001ef8:	e00b      	b.n	8001f12 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[num][i];
 8001efa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001efe:	2b20      	cmp	r3, #32
 8001f00:	d15a      	bne.n	8001fb8 <lcd_ShowChar+0x18c>
 8001f02:	78fa      	ldrb	r2, [r7, #3]
 8001f04:	8a7b      	ldrh	r3, [r7, #18]
 8001f06:	4930      	ldr	r1, [pc, #192]	@ (8001fc8 <lcd_ShowChar+0x19c>)
 8001f08:	0192      	lsls	r2, r2, #6
 8001f0a:	440a      	add	r2, r1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001f12:	2300      	movs	r3, #0
 8001f14:	75bb      	strb	r3, [r7, #22]
 8001f16:	e044      	b.n	8001fa2 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001f18:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d120      	bne.n	8001f62 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001f20:	7dfa      	ldrb	r2, [r7, #23]
 8001f22:	7dbb      	ldrb	r3, [r7, #22]
 8001f24:	fa42 f303 	asr.w	r3, r2, r3
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <lcd_ShowChar+0x10e>
 8001f30:	883b      	ldrh	r3, [r7, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fe84 	bl	8001c40 <LCD_WR_DATA>
 8001f38:	e003      	b.n	8001f42 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001f3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fe7f 	bl	8001c40 <LCD_WR_DATA>
				m++;
 8001f42:	7d7b      	ldrb	r3, [r7, #21]
 8001f44:	3301      	adds	r3, #1
 8001f46:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001f48:	7d7b      	ldrb	r3, [r7, #21]
 8001f4a:	7bfa      	ldrb	r2, [r7, #15]
 8001f4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001f50:	fb01 f202 	mul.w	r2, r1, r2
 8001f54:	1a9b      	subs	r3, r3, r2
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d11f      	bne.n	8001f9c <lcd_ShowChar+0x170>
				{
					m=0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	757b      	strb	r3, [r7, #21]
					break;
 8001f60:	e022      	b.n	8001fa8 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001f62:	7dfa      	ldrb	r2, [r7, #23]
 8001f64:	7dbb      	ldrb	r3, [r7, #22]
 8001f66:	fa42 f303 	asr.w	r3, r2, r3
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d005      	beq.n	8001f7e <lcd_ShowChar+0x152>
 8001f72:	883a      	ldrh	r2, [r7, #0]
 8001f74:	88b9      	ldrh	r1, [r7, #4]
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff3f 	bl	8001dfc <lcd_DrawPoint>
				x++;
 8001f7e:	88fb      	ldrh	r3, [r7, #6]
 8001f80:	3301      	adds	r3, #1
 8001f82:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001f84:	88fa      	ldrh	r2, [r7, #6]
 8001f86:	8a3b      	ldrh	r3, [r7, #16]
 8001f88:	1ad2      	subs	r2, r2, r3
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d105      	bne.n	8001f9c <lcd_ShowChar+0x170>
				{
					x=x0;
 8001f90:	8a3b      	ldrh	r3, [r7, #16]
 8001f92:	80fb      	strh	r3, [r7, #6]
					y++;
 8001f94:	88bb      	ldrh	r3, [r7, #4]
 8001f96:	3301      	adds	r3, #1
 8001f98:	80bb      	strh	r3, [r7, #4]
					break;
 8001f9a:	e005      	b.n	8001fa8 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001f9c:	7dbb      	ldrb	r3, [r7, #22]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	75bb      	strb	r3, [r7, #22]
 8001fa2:	7dbb      	ldrb	r3, [r7, #22]
 8001fa4:	2b07      	cmp	r3, #7
 8001fa6:	d9b7      	bls.n	8001f18 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001fa8:	8a7b      	ldrh	r3, [r7, #18]
 8001faa:	3301      	adds	r3, #1
 8001fac:	827b      	strh	r3, [r7, #18]
 8001fae:	8a7a      	ldrh	r2, [r7, #18]
 8001fb0:	89bb      	ldrh	r3, [r7, #12]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d380      	bcc.n	8001eb8 <lcd_ShowChar+0x8c>
 8001fb6:	e000      	b.n	8001fba <lcd_ShowChar+0x18e>
		else return;
 8001fb8:	bf00      	nop
				}
			}
		}
	}
}
 8001fba:	371c      	adds	r7, #28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd90      	pop	{r4, r7, pc}
 8001fc0:	08006e4c 	.word	0x08006e4c
 8001fc4:	0800743c 	.word	0x0800743c
 8001fc8:	0800860c 	.word	0x0800860c

08001fcc <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	460a      	mov	r2, r1
 8001fd6:	71fb      	strb	r3, [r7, #7]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001fe0:	e004      	b.n	8001fec <mypow+0x20>
 8001fe2:	79fa      	ldrb	r2, [r7, #7]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	fb02 f303 	mul.w	r3, r2, r3
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	79bb      	ldrb	r3, [r7, #6]
 8001fee:	1e5a      	subs	r2, r3, #1
 8001ff0:	71ba      	strb	r2, [r7, #6]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f5      	bne.n	8001fe2 <mypow+0x16>
	return result;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8002004:	b590      	push	{r4, r7, lr}
 8002006:	b089      	sub	sp, #36	@ 0x24
 8002008:	af04      	add	r7, sp, #16
 800200a:	4604      	mov	r4, r0
 800200c:	4608      	mov	r0, r1
 800200e:	4611      	mov	r1, r2
 8002010:	461a      	mov	r2, r3
 8002012:	4623      	mov	r3, r4
 8002014:	80fb      	strh	r3, [r7, #6]
 8002016:	4603      	mov	r3, r0
 8002018:	80bb      	strh	r3, [r7, #4]
 800201a:	460b      	mov	r3, r1
 800201c:	807b      	strh	r3, [r7, #2]
 800201e:	4613      	mov	r3, r2
 8002020:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8002022:	2300      	movs	r3, #0
 8002024:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8002026:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800202a:	085b      	lsrs	r3, r3, #1
 800202c:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 800202e:	2300      	movs	r3, #0
 8002030:	73fb      	strb	r3, [r7, #15]
 8002032:	e059      	b.n	80020e8 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8002034:	887c      	ldrh	r4, [r7, #2]
 8002036:	787a      	ldrb	r2, [r7, #1]
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	b2db      	uxtb	r3, r3
 800203e:	3b01      	subs	r3, #1
 8002040:	b2db      	uxtb	r3, r3
 8002042:	4619      	mov	r1, r3
 8002044:	200a      	movs	r0, #10
 8002046:	f7ff ffc1 	bl	8001fcc <mypow>
 800204a:	4603      	mov	r3, r0
 800204c:	fbb4 f1f3 	udiv	r1, r4, r3
 8002050:	4b2a      	ldr	r3, [pc, #168]	@ (80020fc <lcd_ShowIntNum+0xf8>)
 8002052:	fba3 2301 	umull	r2, r3, r3, r1
 8002056:	08da      	lsrs	r2, r3, #3
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	1aca      	subs	r2, r1, r3
 8002062:	4613      	mov	r3, r2
 8002064:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8002066:	7bbb      	ldrb	r3, [r7, #14]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d121      	bne.n	80020b0 <lcd_ShowIntNum+0xac>
 800206c:	7bfa      	ldrb	r2, [r7, #15]
 800206e:	787b      	ldrb	r3, [r7, #1]
 8002070:	3b01      	subs	r3, #1
 8002072:	429a      	cmp	r2, r3
 8002074:	da1c      	bge.n	80020b0 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8002076:	7b3b      	ldrb	r3, [r7, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d117      	bne.n	80020ac <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,'0',fc,bc,sizey,0);
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	b29a      	uxth	r2, r3
 8002080:	7b7b      	ldrb	r3, [r7, #13]
 8002082:	b29b      	uxth	r3, r3
 8002084:	fb12 f303 	smulbb	r3, r2, r3
 8002088:	b29a      	uxth	r2, r3
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	4413      	add	r3, r2
 800208e:	b298      	uxth	r0, r3
 8002090:	8c3a      	ldrh	r2, [r7, #32]
 8002092:	88b9      	ldrh	r1, [r7, #4]
 8002094:	2300      	movs	r3, #0
 8002096:	9302      	str	r3, [sp, #8]
 8002098:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800209c:	9301      	str	r3, [sp, #4]
 800209e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	4613      	mov	r3, r2
 80020a4:	2230      	movs	r2, #48	@ 0x30
 80020a6:	f7ff fec1 	bl	8001e2c <lcd_ShowChar>
				continue;
 80020aa:	e01a      	b.n	80020e2 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 80020ac:	2301      	movs	r3, #1
 80020ae:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	7b7b      	ldrb	r3, [r7, #13]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	fb12 f303 	smulbb	r3, r2, r3
 80020bc:	b29a      	uxth	r2, r3
 80020be:	88fb      	ldrh	r3, [r7, #6]
 80020c0:	4413      	add	r3, r2
 80020c2:	b298      	uxth	r0, r3
 80020c4:	7b3b      	ldrb	r3, [r7, #12]
 80020c6:	3330      	adds	r3, #48	@ 0x30
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	8c3c      	ldrh	r4, [r7, #32]
 80020cc:	88b9      	ldrh	r1, [r7, #4]
 80020ce:	2300      	movs	r3, #0
 80020d0:	9302      	str	r3, [sp, #8]
 80020d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80020d6:	9301      	str	r3, [sp, #4]
 80020d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	4623      	mov	r3, r4
 80020de:	f7ff fea5 	bl	8001e2c <lcd_ShowChar>
	for(t=0;t<len;t++)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	3301      	adds	r3, #1
 80020e6:	73fb      	strb	r3, [r7, #15]
 80020e8:	7bfa      	ldrb	r2, [r7, #15]
 80020ea:	787b      	ldrb	r3, [r7, #1]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d3a1      	bcc.n	8002034 <lcd_ShowIntNum+0x30>
	}
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd90      	pop	{r4, r7, pc}
 80020fa:	bf00      	nop
 80020fc:	cccccccd 	.word	0xcccccccd

08002100 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d007      	beq.n	8002126 <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8002116:	4b0a      	ldr	r3, [pc, #40]	@ (8002140 <lcd_SetDir+0x40>)
 8002118:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800211c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 800211e:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <lcd_SetDir+0x40>)
 8002120:	22f0      	movs	r2, #240	@ 0xf0
 8002122:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8002124:	e006      	b.n	8002134 <lcd_SetDir+0x34>
		lcddev.width=240;
 8002126:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <lcd_SetDir+0x40>)
 8002128:	22f0      	movs	r2, #240	@ 0xf0
 800212a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 800212c:	4b04      	ldr	r3, [pc, #16]	@ (8002140 <lcd_SetDir+0x40>)
 800212e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002132:	805a      	strh	r2, [r3, #2]
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	20000194 	.word	0x20000194

08002144 <lcd_init>:


void lcd_init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002148:	2200      	movs	r2, #0
 800214a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800214e:	48aa      	ldr	r0, [pc, #680]	@ (80023f8 <lcd_init+0x2b4>)
 8002150:	f001 f8c6 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002154:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002158:	f000 fdf0 	bl	8002d3c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800215c:	2201      	movs	r2, #1
 800215e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002162:	48a5      	ldr	r0, [pc, #660]	@ (80023f8 <lcd_init+0x2b4>)
 8002164:	f001 f8bc 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002168:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800216c:	f000 fde6 	bl	8002d3c <HAL_Delay>
	lcd_SetDir(L2R_U2D);
 8002170:	2000      	movs	r0, #0
 8002172:	f7ff ffc5 	bl	8002100 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8002176:	20d3      	movs	r0, #211	@ 0xd3
 8002178:	f7ff fd52 	bl	8001c20 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800217c:	f7ff fd70 	bl	8001c60 <LCD_RD_DATA>
 8002180:	4603      	mov	r3, r0
 8002182:	461a      	mov	r2, r3
 8002184:	4b9d      	ldr	r3, [pc, #628]	@ (80023fc <lcd_init+0x2b8>)
 8002186:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002188:	f7ff fd6a 	bl	8001c60 <LCD_RD_DATA>
 800218c:	4603      	mov	r3, r0
 800218e:	461a      	mov	r2, r3
 8002190:	4b9a      	ldr	r3, [pc, #616]	@ (80023fc <lcd_init+0x2b8>)
 8002192:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002194:	f7ff fd64 	bl	8001c60 <LCD_RD_DATA>
 8002198:	4603      	mov	r3, r0
 800219a:	461a      	mov	r2, r3
 800219c:	4b97      	ldr	r3, [pc, #604]	@ (80023fc <lcd_init+0x2b8>)
 800219e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 80021a0:	4b96      	ldr	r3, [pc, #600]	@ (80023fc <lcd_init+0x2b8>)
 80021a2:	889b      	ldrh	r3, [r3, #4]
 80021a4:	021b      	lsls	r3, r3, #8
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	4b94      	ldr	r3, [pc, #592]	@ (80023fc <lcd_init+0x2b8>)
 80021aa:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 80021ac:	f7ff fd58 	bl	8001c60 <LCD_RD_DATA>
 80021b0:	4603      	mov	r3, r0
 80021b2:	461a      	mov	r2, r3
 80021b4:	4b91      	ldr	r3, [pc, #580]	@ (80023fc <lcd_init+0x2b8>)
 80021b6:	889b      	ldrh	r3, [r3, #4]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	4b8f      	ldr	r3, [pc, #572]	@ (80023fc <lcd_init+0x2b8>)
 80021be:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80021c0:	20cf      	movs	r0, #207	@ 0xcf
 80021c2:	f7ff fd2d 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021c6:	2000      	movs	r0, #0
 80021c8:	f7ff fd3a 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80021cc:	20c1      	movs	r0, #193	@ 0xc1
 80021ce:	f7ff fd37 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80021d2:	2030      	movs	r0, #48	@ 0x30
 80021d4:	f7ff fd34 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80021d8:	20ed      	movs	r0, #237	@ 0xed
 80021da:	f7ff fd21 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80021de:	2064      	movs	r0, #100	@ 0x64
 80021e0:	f7ff fd2e 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80021e4:	2003      	movs	r0, #3
 80021e6:	f7ff fd2b 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80021ea:	2012      	movs	r0, #18
 80021ec:	f7ff fd28 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80021f0:	2081      	movs	r0, #129	@ 0x81
 80021f2:	f7ff fd25 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80021f6:	20e8      	movs	r0, #232	@ 0xe8
 80021f8:	f7ff fd12 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80021fc:	2085      	movs	r0, #133	@ 0x85
 80021fe:	f7ff fd1f 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002202:	2010      	movs	r0, #16
 8002204:	f7ff fd1c 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002208:	207a      	movs	r0, #122	@ 0x7a
 800220a:	f7ff fd19 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800220e:	20cb      	movs	r0, #203	@ 0xcb
 8002210:	f7ff fd06 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002214:	2039      	movs	r0, #57	@ 0x39
 8002216:	f7ff fd13 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800221a:	202c      	movs	r0, #44	@ 0x2c
 800221c:	f7ff fd10 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002220:	2000      	movs	r0, #0
 8002222:	f7ff fd0d 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002226:	2034      	movs	r0, #52	@ 0x34
 8002228:	f7ff fd0a 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 800222c:	2002      	movs	r0, #2
 800222e:	f7ff fd07 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002232:	20f7      	movs	r0, #247	@ 0xf7
 8002234:	f7ff fcf4 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002238:	2020      	movs	r0, #32
 800223a:	f7ff fd01 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 800223e:	20ea      	movs	r0, #234	@ 0xea
 8002240:	f7ff fcee 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002244:	2000      	movs	r0, #0
 8002246:	f7ff fcfb 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800224a:	2000      	movs	r0, #0
 800224c:	f7ff fcf8 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002250:	20c0      	movs	r0, #192	@ 0xc0
 8002252:	f7ff fce5 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002256:	201b      	movs	r0, #27
 8002258:	f7ff fcf2 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800225c:	20c1      	movs	r0, #193	@ 0xc1
 800225e:	f7ff fcdf 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002262:	2001      	movs	r0, #1
 8002264:	f7ff fcec 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002268:	20c5      	movs	r0, #197	@ 0xc5
 800226a:	f7ff fcd9 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800226e:	2030      	movs	r0, #48	@ 0x30
 8002270:	f7ff fce6 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002274:	2030      	movs	r0, #48	@ 0x30
 8002276:	f7ff fce3 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800227a:	20c7      	movs	r0, #199	@ 0xc7
 800227c:	f7ff fcd0 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002280:	20b7      	movs	r0, #183	@ 0xb7
 8002282:	f7ff fcdd 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002286:	2036      	movs	r0, #54	@ 0x36
 8002288:	f7ff fcca 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x08|L2R_U2D);
 800228c:	2008      	movs	r0, #8
 800228e:	f7ff fcd7 	bl	8001c40 <LCD_WR_DATA>

//	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
	LCD_WR_REG(0x3A);
 8002292:	203a      	movs	r0, #58	@ 0x3a
 8002294:	f7ff fcc4 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002298:	2055      	movs	r0, #85	@ 0x55
 800229a:	f7ff fcd1 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800229e:	20b1      	movs	r0, #177	@ 0xb1
 80022a0:	f7ff fcbe 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80022a4:	2000      	movs	r0, #0
 80022a6:	f7ff fccb 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80022aa:	201a      	movs	r0, #26
 80022ac:	f7ff fcc8 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80022b0:	20b6      	movs	r0, #182	@ 0xb6
 80022b2:	f7ff fcb5 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80022b6:	200a      	movs	r0, #10
 80022b8:	f7ff fcc2 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80022bc:	20a2      	movs	r0, #162	@ 0xa2
 80022be:	f7ff fcbf 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80022c2:	20f2      	movs	r0, #242	@ 0xf2
 80022c4:	f7ff fcac 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80022c8:	2000      	movs	r0, #0
 80022ca:	f7ff fcb9 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80022ce:	2026      	movs	r0, #38	@ 0x26
 80022d0:	f7ff fca6 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80022d4:	2001      	movs	r0, #1
 80022d6:	f7ff fcb3 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80022da:	20e0      	movs	r0, #224	@ 0xe0
 80022dc:	f7ff fca0 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80022e0:	200f      	movs	r0, #15
 80022e2:	f7ff fcad 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80022e6:	202a      	movs	r0, #42	@ 0x2a
 80022e8:	f7ff fcaa 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80022ec:	2028      	movs	r0, #40	@ 0x28
 80022ee:	f7ff fca7 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80022f2:	2008      	movs	r0, #8
 80022f4:	f7ff fca4 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80022f8:	200e      	movs	r0, #14
 80022fa:	f7ff fca1 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80022fe:	2008      	movs	r0, #8
 8002300:	f7ff fc9e 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002304:	2054      	movs	r0, #84	@ 0x54
 8002306:	f7ff fc9b 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800230a:	20a9      	movs	r0, #169	@ 0xa9
 800230c:	f7ff fc98 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002310:	2043      	movs	r0, #67	@ 0x43
 8002312:	f7ff fc95 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8002316:	200a      	movs	r0, #10
 8002318:	f7ff fc92 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800231c:	200f      	movs	r0, #15
 800231e:	f7ff fc8f 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002322:	2000      	movs	r0, #0
 8002324:	f7ff fc8c 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002328:	2000      	movs	r0, #0
 800232a:	f7ff fc89 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800232e:	2000      	movs	r0, #0
 8002330:	f7ff fc86 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002334:	2000      	movs	r0, #0
 8002336:	f7ff fc83 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800233a:	20e1      	movs	r0, #225	@ 0xe1
 800233c:	f7ff fc70 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002340:	2000      	movs	r0, #0
 8002342:	f7ff fc7d 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8002346:	2015      	movs	r0, #21
 8002348:	f7ff fc7a 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 800234c:	2017      	movs	r0, #23
 800234e:	f7ff fc77 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002352:	2007      	movs	r0, #7
 8002354:	f7ff fc74 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002358:	2011      	movs	r0, #17
 800235a:	f7ff fc71 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800235e:	2006      	movs	r0, #6
 8002360:	f7ff fc6e 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002364:	202b      	movs	r0, #43	@ 0x2b
 8002366:	f7ff fc6b 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800236a:	2056      	movs	r0, #86	@ 0x56
 800236c:	f7ff fc68 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002370:	203c      	movs	r0, #60	@ 0x3c
 8002372:	f7ff fc65 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002376:	2005      	movs	r0, #5
 8002378:	f7ff fc62 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800237c:	2010      	movs	r0, #16
 800237e:	f7ff fc5f 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002382:	200f      	movs	r0, #15
 8002384:	f7ff fc5c 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002388:	203f      	movs	r0, #63	@ 0x3f
 800238a:	f7ff fc59 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800238e:	203f      	movs	r0, #63	@ 0x3f
 8002390:	f7ff fc56 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002394:	200f      	movs	r0, #15
 8002396:	f7ff fc53 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800239a:	202b      	movs	r0, #43	@ 0x2b
 800239c:	f7ff fc40 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80023a0:	2000      	movs	r0, #0
 80023a2:	f7ff fc4d 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80023a6:	2000      	movs	r0, #0
 80023a8:	f7ff fc4a 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80023ac:	2001      	movs	r0, #1
 80023ae:	f7ff fc47 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80023b2:	203f      	movs	r0, #63	@ 0x3f
 80023b4:	f7ff fc44 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80023b8:	202a      	movs	r0, #42	@ 0x2a
 80023ba:	f7ff fc31 	bl	8001c20 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80023be:	2000      	movs	r0, #0
 80023c0:	f7ff fc3e 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80023c4:	2000      	movs	r0, #0
 80023c6:	f7ff fc3b 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80023ca:	2000      	movs	r0, #0
 80023cc:	f7ff fc38 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80023d0:	20ef      	movs	r0, #239	@ 0xef
 80023d2:	f7ff fc35 	bl	8001c40 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80023d6:	2011      	movs	r0, #17
 80023d8:	f7ff fc22 	bl	8001c20 <LCD_WR_REG>
	HAL_Delay(120);
 80023dc:	2078      	movs	r0, #120	@ 0x78
 80023de:	f000 fcad 	bl	8002d3c <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80023e2:	2029      	movs	r0, #41	@ 0x29
 80023e4:	f7ff fc1c 	bl	8001c20 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80023e8:	2201      	movs	r2, #1
 80023ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023ee:	4804      	ldr	r0, [pc, #16]	@ (8002400 <lcd_init+0x2bc>)
 80023f0:	f000 ff76 	bl	80032e0 <HAL_GPIO_WritePin>
}
 80023f4:	bf00      	nop
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40020800 	.word	0x40020800
 80023fc:	20000194 	.word	0x20000194
 8002400:	40020000 	.word	0x40020000

08002404 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,uint8_t *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002404:	b590      	push	{r4, r7, lr}
 8002406:	b08b      	sub	sp, #44	@ 0x2c
 8002408:	af04      	add	r7, sp, #16
 800240a:	60ba      	str	r2, [r7, #8]
 800240c:	461a      	mov	r2, r3
 800240e:	4603      	mov	r3, r0
 8002410:	81fb      	strh	r3, [r7, #14]
 8002412:	460b      	mov	r3, r1
 8002414:	81bb      	strh	r3, [r7, #12]
 8002416:	4613      	mov	r3, r2
 8002418:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800241a:	89fb      	ldrh	r3, [r7, #14]
 800241c:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 800241e:	2300      	movs	r3, #0
 8002420:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002422:	e048      	b.n	80024b6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002424:	7dfb      	ldrb	r3, [r7, #23]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d145      	bne.n	80024b6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800242a:	89fa      	ldrh	r2, [r7, #14]
 800242c:	4b26      	ldr	r3, [pc, #152]	@ (80024c8 <lcd_ShowStr+0xc4>)
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	4619      	mov	r1, r3
 8002432:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002436:	085b      	lsrs	r3, r3, #1
 8002438:	b2db      	uxtb	r3, r3
 800243a:	1acb      	subs	r3, r1, r3
 800243c:	429a      	cmp	r2, r3
 800243e:	dc3f      	bgt.n	80024c0 <lcd_ShowStr+0xbc>
 8002440:	89ba      	ldrh	r2, [r7, #12]
 8002442:	4b21      	ldr	r3, [pc, #132]	@ (80024c8 <lcd_ShowStr+0xc4>)
 8002444:	885b      	ldrh	r3, [r3, #2]
 8002446:	4619      	mov	r1, r3
 8002448:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800244c:	1acb      	subs	r3, r1, r3
 800244e:	429a      	cmp	r2, r3
 8002450:	dc36      	bgt.n	80024c0 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b80      	cmp	r3, #128	@ 0x80
 8002458:	d902      	bls.n	8002460 <lcd_ShowStr+0x5c>
 800245a:	2301      	movs	r3, #1
 800245c:	75fb      	strb	r3, [r7, #23]
 800245e:	e02a      	b.n	80024b6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2b0d      	cmp	r3, #13
 8002466:	d10b      	bne.n	8002480 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002468:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800246c:	b29a      	uxth	r2, r3
 800246e:	89bb      	ldrh	r3, [r7, #12]
 8002470:	4413      	add	r3, r2
 8002472:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002474:	8abb      	ldrh	r3, [r7, #20]
 8002476:	81fb      	strh	r3, [r7, #14]
					str++;
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	3301      	adds	r3, #1
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	e017      	b.n	80024b0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	781a      	ldrb	r2, [r3, #0]
 8002484:	88fc      	ldrh	r4, [r7, #6]
 8002486:	89b9      	ldrh	r1, [r7, #12]
 8002488:	89f8      	ldrh	r0, [r7, #14]
 800248a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800248e:	9302      	str	r3, [sp, #8]
 8002490:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002494:	9301      	str	r3, [sp, #4]
 8002496:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	4623      	mov	r3, r4
 800249c:	f7ff fcc6 	bl	8001e2c <lcd_ShowChar>
					x+=sizey/2;
 80024a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80024a4:	085b      	lsrs	r3, r3, #1
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	89fb      	ldrh	r3, [r7, #14]
 80024ac:	4413      	add	r3, r2
 80024ae:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	3301      	adds	r3, #1
 80024b4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1b2      	bne.n	8002424 <lcd_ShowStr+0x20>
 80024be:	e000      	b.n	80024c2 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80024c0:	bf00      	nop
			}
		}
	}
}
 80024c2:	371c      	adds	r7, #28
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd90      	pop	{r4, r7, pc}
 80024c8:	20000194 	.word	0x20000194

080024cc <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80024d0:	2201      	movs	r2, #1
 80024d2:	2140      	movs	r1, #64	@ 0x40
 80024d4:	4802      	ldr	r0, [pc, #8]	@ (80024e0 <led7_init+0x14>)
 80024d6:	f000 ff03 	bl	80032e0 <HAL_GPIO_WritePin>
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40021800 	.word	0x40021800

080024e4 <led7_Scan>:

void led7_Scan(){
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80024e8:	4b3f      	ldr	r3, [pc, #252]	@ (80025e8 <led7_Scan+0x104>)
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	4b3d      	ldr	r3, [pc, #244]	@ (80025e8 <led7_Scan+0x104>)
 80024f2:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80024f4:	4b3d      	ldr	r3, [pc, #244]	@ (80025ec <led7_Scan+0x108>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a3d      	ldr	r2, [pc, #244]	@ (80025f0 <led7_Scan+0x10c>)
 80024fa:	5cd3      	ldrb	r3, [r2, r3]
 80024fc:	b21b      	sxth	r3, r3
 80024fe:	021b      	lsls	r3, r3, #8
 8002500:	b21a      	sxth	r2, r3
 8002502:	4b39      	ldr	r3, [pc, #228]	@ (80025e8 <led7_Scan+0x104>)
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	b21b      	sxth	r3, r3
 8002508:	4313      	orrs	r3, r2
 800250a:	b21b      	sxth	r3, r3
 800250c:	b29a      	uxth	r2, r3
 800250e:	4b36      	ldr	r3, [pc, #216]	@ (80025e8 <led7_Scan+0x104>)
 8002510:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8002512:	4b36      	ldr	r3, [pc, #216]	@ (80025ec <led7_Scan+0x108>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2b03      	cmp	r3, #3
 8002518:	d846      	bhi.n	80025a8 <led7_Scan+0xc4>
 800251a:	a201      	add	r2, pc, #4	@ (adr r2, 8002520 <led7_Scan+0x3c>)
 800251c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002520:	08002531 	.word	0x08002531
 8002524:	0800254f 	.word	0x0800254f
 8002528:	0800256d 	.word	0x0800256d
 800252c:	0800258b 	.word	0x0800258b
	case 0:
		spi_buffer |= 0x00b0;
 8002530:	4b2d      	ldr	r3, [pc, #180]	@ (80025e8 <led7_Scan+0x104>)
 8002532:	881b      	ldrh	r3, [r3, #0]
 8002534:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002538:	b29a      	uxth	r2, r3
 800253a:	4b2b      	ldr	r3, [pc, #172]	@ (80025e8 <led7_Scan+0x104>)
 800253c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 800253e:	4b2a      	ldr	r3, [pc, #168]	@ (80025e8 <led7_Scan+0x104>)
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002546:	b29a      	uxth	r2, r3
 8002548:	4b27      	ldr	r3, [pc, #156]	@ (80025e8 <led7_Scan+0x104>)
 800254a:	801a      	strh	r2, [r3, #0]
		break;
 800254c:	e02d      	b.n	80025aa <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 800254e:	4b26      	ldr	r3, [pc, #152]	@ (80025e8 <led7_Scan+0x104>)
 8002550:	881b      	ldrh	r3, [r3, #0]
 8002552:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b23      	ldr	r3, [pc, #140]	@ (80025e8 <led7_Scan+0x104>)
 800255a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 800255c:	4b22      	ldr	r3, [pc, #136]	@ (80025e8 <led7_Scan+0x104>)
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	f023 0320 	bic.w	r3, r3, #32
 8002564:	b29a      	uxth	r2, r3
 8002566:	4b20      	ldr	r3, [pc, #128]	@ (80025e8 <led7_Scan+0x104>)
 8002568:	801a      	strh	r2, [r3, #0]
		break;
 800256a:	e01e      	b.n	80025aa <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 800256c:	4b1e      	ldr	r3, [pc, #120]	@ (80025e8 <led7_Scan+0x104>)
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8002574:	b29a      	uxth	r2, r3
 8002576:	4b1c      	ldr	r3, [pc, #112]	@ (80025e8 <led7_Scan+0x104>)
 8002578:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800257a:	4b1b      	ldr	r3, [pc, #108]	@ (80025e8 <led7_Scan+0x104>)
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	f023 0310 	bic.w	r3, r3, #16
 8002582:	b29a      	uxth	r2, r3
 8002584:	4b18      	ldr	r3, [pc, #96]	@ (80025e8 <led7_Scan+0x104>)
 8002586:	801a      	strh	r2, [r3, #0]
		break;
 8002588:	e00f      	b.n	80025aa <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800258a:	4b17      	ldr	r3, [pc, #92]	@ (80025e8 <led7_Scan+0x104>)
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002592:	b29a      	uxth	r2, r3
 8002594:	4b14      	ldr	r3, [pc, #80]	@ (80025e8 <led7_Scan+0x104>)
 8002596:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002598:	4b13      	ldr	r3, [pc, #76]	@ (80025e8 <led7_Scan+0x104>)
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	4b11      	ldr	r3, [pc, #68]	@ (80025e8 <led7_Scan+0x104>)
 80025a4:	801a      	strh	r2, [r3, #0]
		break;
 80025a6:	e000      	b.n	80025aa <led7_Scan+0xc6>
	default:
		break;
 80025a8:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80025aa:	4b10      	ldr	r3, [pc, #64]	@ (80025ec <led7_Scan+0x108>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	3301      	adds	r3, #1
 80025b0:	425a      	negs	r2, r3
 80025b2:	f003 0303 	and.w	r3, r3, #3
 80025b6:	f002 0203 	and.w	r2, r2, #3
 80025ba:	bf58      	it	pl
 80025bc:	4253      	negpl	r3, r2
 80025be:	4a0b      	ldr	r2, [pc, #44]	@ (80025ec <led7_Scan+0x108>)
 80025c0:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	2140      	movs	r1, #64	@ 0x40
 80025c6:	480b      	ldr	r0, [pc, #44]	@ (80025f4 <led7_Scan+0x110>)
 80025c8:	f000 fe8a 	bl	80032e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80025cc:	2301      	movs	r3, #1
 80025ce:	2202      	movs	r2, #2
 80025d0:	4905      	ldr	r1, [pc, #20]	@ (80025e8 <led7_Scan+0x104>)
 80025d2:	4809      	ldr	r0, [pc, #36]	@ (80025f8 <led7_Scan+0x114>)
 80025d4:	f002 fc99 	bl	8004f0a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80025d8:	2201      	movs	r2, #1
 80025da:	2140      	movs	r1, #64	@ 0x40
 80025dc:	4805      	ldr	r0, [pc, #20]	@ (80025f4 <led7_Scan+0x110>)
 80025de:	f000 fe7f 	bl	80032e0 <HAL_GPIO_WritePin>
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000028 	.word	0x20000028
 80025ec:	2000019c 	.word	0x2000019c
 80025f0:	20000024 	.word	0x20000024
 80025f4:	40021800 	.word	0x40021800
 80025f8:	200001a8 	.word	0x200001a8

080025fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002600:	f000 fb2a 	bl	8002c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002604:	f000 f822 	bl	800264c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002608:	f7ff f99c 	bl	8001944 <MX_GPIO_Init>
  MX_TIM2_Init();
 800260c:	f000 fa48 	bl	8002aa0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002610:	f000 f91e 	bl	8002850 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002614:	f7ff f8c6 	bl	80017a4 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002618:	f7ff fa8c 	bl	8001b34 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 800261c:	f000 f880 	bl	8002720 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_Clear(BLACK);
 8002620:	2000      	movs	r0, #0
 8002622:	f7ff fb7b 	bl	8001d1c <lcd_Clear>

  updateTime();
 8002626:	f000 f89d 	bl	8002764 <updateTime>

  ds3231_ReadTime(); // Initial time read
 800262a:	f7ff f857 	bl	80016dc <ds3231_ReadTime>

  while (1)
  {
	  // 1. Wait for 50ms timer tick
	  while(!flag_timer2);
 800262e:	bf00      	nop
 8002630:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <main+0x4c>)
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d0fb      	beq.n	8002630 <main+0x34>
	  flag_timer2 = 0;
 8002638:	4b03      	ldr	r3, [pc, #12]	@ (8002648 <main+0x4c>)
 800263a:	2200      	movs	r2, #0
 800263c:	801a      	strh	r2, [r3, #0]

	  // 2. Scan buttons
	  button_Scan();
 800263e:	f7fd ffb9 	bl	80005b4 <button_Scan>

	  // 3. Run the clock FSM logic
	  clock_fsm_run();
 8002642:	f7fe ffa5 	bl	8001590 <clock_fsm_run>
	  while(!flag_timer2);
 8002646:	e7f2      	b.n	800262e <main+0x32>
 8002648:	200001a0 	.word	0x200001a0

0800264c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b094      	sub	sp, #80	@ 0x50
 8002650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002652:	f107 0320 	add.w	r3, r7, #32
 8002656:	2230      	movs	r2, #48	@ 0x30
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f003 ff2c 	bl	80064b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002660:	f107 030c 	add.w	r3, r7, #12
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002670:	2300      	movs	r3, #0
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	4b28      	ldr	r3, [pc, #160]	@ (8002718 <SystemClock_Config+0xcc>)
 8002676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002678:	4a27      	ldr	r2, [pc, #156]	@ (8002718 <SystemClock_Config+0xcc>)
 800267a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800267e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002680:	4b25      	ldr	r3, [pc, #148]	@ (8002718 <SystemClock_Config+0xcc>)
 8002682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002684:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002688:	60bb      	str	r3, [r7, #8]
 800268a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800268c:	2300      	movs	r3, #0
 800268e:	607b      	str	r3, [r7, #4]
 8002690:	4b22      	ldr	r3, [pc, #136]	@ (800271c <SystemClock_Config+0xd0>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a21      	ldr	r2, [pc, #132]	@ (800271c <SystemClock_Config+0xd0>)
 8002696:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	4b1f      	ldr	r3, [pc, #124]	@ (800271c <SystemClock_Config+0xd0>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026a4:	607b      	str	r3, [r7, #4]
 80026a6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026a8:	2302      	movs	r3, #2
 80026aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026ac:	2301      	movs	r3, #1
 80026ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026b0:	2310      	movs	r3, #16
 80026b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026b4:	2302      	movs	r3, #2
 80026b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026b8:	2300      	movs	r3, #0
 80026ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80026bc:	2308      	movs	r3, #8
 80026be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80026c0:	23a8      	movs	r3, #168	@ 0xa8
 80026c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026c4:	2302      	movs	r3, #2
 80026c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026c8:	2304      	movs	r3, #4
 80026ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026cc:	f107 0320 	add.w	r3, r7, #32
 80026d0:	4618      	mov	r0, r3
 80026d2:	f001 ff0d 	bl	80044f0 <HAL_RCC_OscConfig>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80026dc:	f000 f862 	bl	80027a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026e0:	230f      	movs	r3, #15
 80026e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026e4:	2302      	movs	r3, #2
 80026e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80026ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80026f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80026f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80026f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80026f8:	f107 030c 	add.w	r3, r7, #12
 80026fc:	2105      	movs	r1, #5
 80026fe:	4618      	mov	r0, r3
 8002700:	f002 f96e 	bl	80049e0 <HAL_RCC_ClockConfig>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800270a:	f000 f84b 	bl	80027a4 <Error_Handler>
  }
}
 800270e:	bf00      	nop
 8002710:	3750      	adds	r7, #80	@ 0x50
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	40023800 	.word	0x40023800
 800271c:	40007000 	.word	0x40007000

08002720 <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8002724:	2200      	movs	r2, #0
 8002726:	2120      	movs	r1, #32
 8002728:	480d      	ldr	r0, [pc, #52]	@ (8002760 <system_init+0x40>)
 800272a:	f000 fdd9 	bl	80032e0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 800272e:	2200      	movs	r2, #0
 8002730:	2140      	movs	r1, #64	@ 0x40
 8002732:	480b      	ldr	r0, [pc, #44]	@ (8002760 <system_init+0x40>)
 8002734:	f000 fdd4 	bl	80032e0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8002738:	2200      	movs	r2, #0
 800273a:	2110      	movs	r1, #16
 800273c:	4808      	ldr	r0, [pc, #32]	@ (8002760 <system_init+0x40>)
 800273e:	f000 fdcf 	bl	80032e0 <HAL_GPIO_WritePin>
	  timer_init();
 8002742:	f000 f835 	bl	80027b0 <timer_init>
	  led7_init();
 8002746:	f7ff fec1 	bl	80024cc <led7_init>
	  button_init();
 800274a:	f7fd ff27 	bl	800059c <button_init>
	  lcd_init();
 800274e:	f7ff fcf9 	bl	8002144 <lcd_init>
	  ds3231_init();
 8002752:	f7fe ff5d 	bl	8001610 <ds3231_init>
	  setTimer2(50); // Set timer tick to 50ms
 8002756:	2032      	movs	r0, #50	@ 0x32
 8002758:	f000 f834 	bl	80027c4 <setTimer2>
}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40021000 	.word	0x40021000

08002764 <updateTime>:
}

/**
 * @brief Set the RTC to the current time
 */
void updateTime(){
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
	ds3231_Write(ADDRESS_YEAR, 25);
 8002768:	2119      	movs	r1, #25
 800276a:	2006      	movs	r0, #6
 800276c:	f7fe ff94 	bl	8001698 <ds3231_Write>
	ds3231_Write(ADDRESS_MONTH, 11);
 8002770:	210b      	movs	r1, #11
 8002772:	2005      	movs	r0, #5
 8002774:	f7fe ff90 	bl	8001698 <ds3231_Write>
	ds3231_Write(ADDRESS_DATE, 5);
 8002778:	2105      	movs	r1, #5
 800277a:	2004      	movs	r0, #4
 800277c:	f7fe ff8c 	bl	8001698 <ds3231_Write>
	ds3231_Write(ADDRESS_DAY, 3);
 8002780:	2103      	movs	r1, #3
 8002782:	2003      	movs	r0, #3
 8002784:	f7fe ff88 	bl	8001698 <ds3231_Write>
	ds3231_Write(ADDRESS_HOUR, 10);
 8002788:	210a      	movs	r1, #10
 800278a:	2002      	movs	r0, #2
 800278c:	f7fe ff84 	bl	8001698 <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, 21);
 8002790:	2115      	movs	r1, #21
 8002792:	2001      	movs	r0, #1
 8002794:	f7fe ff80 	bl	8001698 <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, 0);
 8002798:	2100      	movs	r1, #0
 800279a:	2000      	movs	r0, #0
 800279c:	f7fe ff7c 	bl	8001698 <ds3231_Write>
}
 80027a0:	bf00      	nop
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a8:	b672      	cpsid	i
}
 80027aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <Error_Handler+0x8>

080027b0 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80027b4:	4802      	ldr	r0, [pc, #8]	@ (80027c0 <timer_init+0x10>)
 80027b6:	f003 f95b 	bl	8005a70 <HAL_TIM_Base_Start_IT>
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	20000204 	.word	0x20000204

080027c4 <setTimer2>:

void setTimer2(uint16_t duration){
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80027ce:	4a08      	ldr	r2, [pc, #32]	@ (80027f0 <setTimer2+0x2c>)
 80027d0:	88fb      	ldrh	r3, [r7, #6]
 80027d2:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <setTimer2+0x2c>)
 80027d6:	881a      	ldrh	r2, [r3, #0]
 80027d8:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <setTimer2+0x30>)
 80027da:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80027dc:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <setTimer2+0x34>)
 80027de:	2200      	movs	r2, #0
 80027e0:	801a      	strh	r2, [r3, #0]
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	200001a4 	.word	0x200001a4
 80027f4:	200001a2 	.word	0x200001a2
 80027f8:	200001a0 	.word	0x200001a0

080027fc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280c:	d116      	bne.n	800283c <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 800280e:	4b0d      	ldr	r3, [pc, #52]	@ (8002844 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002810:	881b      	ldrh	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d010      	beq.n	8002838 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002816:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002818:	881b      	ldrh	r3, [r3, #0]
 800281a:	3b01      	subs	r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	4b09      	ldr	r3, [pc, #36]	@ (8002844 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002820:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002822:	4b08      	ldr	r3, [pc, #32]	@ (8002844 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d106      	bne.n	8002838 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 800282a:	4b07      	ldr	r3, [pc, #28]	@ (8002848 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800282c:	2201      	movs	r2, #1
 800282e:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002830:	4b06      	ldr	r3, [pc, #24]	@ (800284c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002832:	881a      	ldrh	r2, [r3, #0]
 8002834:	4b03      	ldr	r3, [pc, #12]	@ (8002844 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002836:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002838:	f7ff fe54 	bl	80024e4 <led7_Scan>
	}
}
 800283c:	bf00      	nop
 800283e:	3708      	adds	r7, #8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	200001a2 	.word	0x200001a2
 8002848:	200001a0 	.word	0x200001a0
 800284c:	200001a4 	.word	0x200001a4

08002850 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002854:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <MX_SPI1_Init+0x64>)
 8002856:	4a18      	ldr	r2, [pc, #96]	@ (80028b8 <MX_SPI1_Init+0x68>)
 8002858:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800285a:	4b16      	ldr	r3, [pc, #88]	@ (80028b4 <MX_SPI1_Init+0x64>)
 800285c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002860:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002862:	4b14      	ldr	r3, [pc, #80]	@ (80028b4 <MX_SPI1_Init+0x64>)
 8002864:	2200      	movs	r2, #0
 8002866:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002868:	4b12      	ldr	r3, [pc, #72]	@ (80028b4 <MX_SPI1_Init+0x64>)
 800286a:	2200      	movs	r2, #0
 800286c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800286e:	4b11      	ldr	r3, [pc, #68]	@ (80028b4 <MX_SPI1_Init+0x64>)
 8002870:	2200      	movs	r2, #0
 8002872:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002874:	4b0f      	ldr	r3, [pc, #60]	@ (80028b4 <MX_SPI1_Init+0x64>)
 8002876:	2200      	movs	r2, #0
 8002878:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800287a:	4b0e      	ldr	r3, [pc, #56]	@ (80028b4 <MX_SPI1_Init+0x64>)
 800287c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002880:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002882:	4b0c      	ldr	r3, [pc, #48]	@ (80028b4 <MX_SPI1_Init+0x64>)
 8002884:	2200      	movs	r2, #0
 8002886:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002888:	4b0a      	ldr	r3, [pc, #40]	@ (80028b4 <MX_SPI1_Init+0x64>)
 800288a:	2200      	movs	r2, #0
 800288c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800288e:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <MX_SPI1_Init+0x64>)
 8002890:	2200      	movs	r2, #0
 8002892:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002894:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <MX_SPI1_Init+0x64>)
 8002896:	2200      	movs	r2, #0
 8002898:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800289a:	4b06      	ldr	r3, [pc, #24]	@ (80028b4 <MX_SPI1_Init+0x64>)
 800289c:	220a      	movs	r2, #10
 800289e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028a0:	4804      	ldr	r0, [pc, #16]	@ (80028b4 <MX_SPI1_Init+0x64>)
 80028a2:	f002 faa9 	bl	8004df8 <HAL_SPI_Init>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028ac:	f7ff ff7a 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028b0:	bf00      	nop
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	200001a8 	.word	0x200001a8
 80028b8:	40013000 	.word	0x40013000

080028bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08a      	sub	sp, #40	@ 0x28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	f107 0314 	add.w	r3, r7, #20
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a19      	ldr	r2, [pc, #100]	@ (8002940 <HAL_SPI_MspInit+0x84>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d12b      	bne.n	8002936 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	4b18      	ldr	r3, [pc, #96]	@ (8002944 <HAL_SPI_MspInit+0x88>)
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	4a17      	ldr	r2, [pc, #92]	@ (8002944 <HAL_SPI_MspInit+0x88>)
 80028e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ee:	4b15      	ldr	r3, [pc, #84]	@ (8002944 <HAL_SPI_MspInit+0x88>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	4b11      	ldr	r3, [pc, #68]	@ (8002944 <HAL_SPI_MspInit+0x88>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002902:	4a10      	ldr	r2, [pc, #64]	@ (8002944 <HAL_SPI_MspInit+0x88>)
 8002904:	f043 0302 	orr.w	r3, r3, #2
 8002908:	6313      	str	r3, [r2, #48]	@ 0x30
 800290a:	4b0e      	ldr	r3, [pc, #56]	@ (8002944 <HAL_SPI_MspInit+0x88>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002916:	2338      	movs	r3, #56	@ 0x38
 8002918:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291a:	2302      	movs	r3, #2
 800291c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002922:	2303      	movs	r3, #3
 8002924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002926:	2305      	movs	r3, #5
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800292a:	f107 0314 	add.w	r3, r7, #20
 800292e:	4619      	mov	r1, r3
 8002930:	4805      	ldr	r0, [pc, #20]	@ (8002948 <HAL_SPI_MspInit+0x8c>)
 8002932:	f000 fb39 	bl	8002fa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002936:	bf00      	nop
 8002938:	3728      	adds	r7, #40	@ 0x28
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40013000 	.word	0x40013000
 8002944:	40023800 	.word	0x40023800
 8002948:	40020400 	.word	0x40020400

0800294c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	607b      	str	r3, [r7, #4]
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <HAL_MspInit+0x4c>)
 8002958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295a:	4a0f      	ldr	r2, [pc, #60]	@ (8002998 <HAL_MspInit+0x4c>)
 800295c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002960:	6453      	str	r3, [r2, #68]	@ 0x44
 8002962:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <HAL_MspInit+0x4c>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	603b      	str	r3, [r7, #0]
 8002972:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <HAL_MspInit+0x4c>)
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	4a08      	ldr	r2, [pc, #32]	@ (8002998 <HAL_MspInit+0x4c>)
 8002978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800297c:	6413      	str	r3, [r2, #64]	@ 0x40
 800297e:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <HAL_MspInit+0x4c>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002986:	603b      	str	r3, [r7, #0]
 8002988:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40023800 	.word	0x40023800

0800299c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029a0:	bf00      	nop
 80029a2:	e7fd      	b.n	80029a0 <NMI_Handler+0x4>

080029a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029a8:	bf00      	nop
 80029aa:	e7fd      	b.n	80029a8 <HardFault_Handler+0x4>

080029ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <MemManage_Handler+0x4>

080029b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <BusFault_Handler+0x4>

080029bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <UsageFault_Handler+0x4>

080029c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029d2:	b480      	push	{r7}
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029f2:	f000 f983 	bl	8002cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a00:	4802      	ldr	r0, [pc, #8]	@ (8002a0c <TIM2_IRQHandler+0x10>)
 8002a02:	f003 f8a5 	bl	8005b50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000204 	.word	0x20000204

08002a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a18:	4a14      	ldr	r2, [pc, #80]	@ (8002a6c <_sbrk+0x5c>)
 8002a1a:	4b15      	ldr	r3, [pc, #84]	@ (8002a70 <_sbrk+0x60>)
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a24:	4b13      	ldr	r3, [pc, #76]	@ (8002a74 <_sbrk+0x64>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d102      	bne.n	8002a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a2c:	4b11      	ldr	r3, [pc, #68]	@ (8002a74 <_sbrk+0x64>)
 8002a2e:	4a12      	ldr	r2, [pc, #72]	@ (8002a78 <_sbrk+0x68>)
 8002a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a32:	4b10      	ldr	r3, [pc, #64]	@ (8002a74 <_sbrk+0x64>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d207      	bcs.n	8002a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a40:	f003 fd42 	bl	80064c8 <__errno>
 8002a44:	4603      	mov	r3, r0
 8002a46:	220c      	movs	r2, #12
 8002a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a4e:	e009      	b.n	8002a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a50:	4b08      	ldr	r3, [pc, #32]	@ (8002a74 <_sbrk+0x64>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a56:	4b07      	ldr	r3, [pc, #28]	@ (8002a74 <_sbrk+0x64>)
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	4a05      	ldr	r2, [pc, #20]	@ (8002a74 <_sbrk+0x64>)
 8002a60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a62:	68fb      	ldr	r3, [r7, #12]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	20020000 	.word	0x20020000
 8002a70:	00000400 	.word	0x00000400
 8002a74:	20000200 	.word	0x20000200
 8002a78:	20000398 	.word	0x20000398

08002a7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a80:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <SystemInit+0x20>)
 8002a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a86:	4a05      	ldr	r2, [pc, #20]	@ (8002a9c <SystemInit+0x20>)
 8002a88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	e000ed00 	.word	0xe000ed00

08002aa0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aa6:	f107 0308 	add.w	r3, r7, #8
 8002aaa:	2200      	movs	r2, #0
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	605a      	str	r2, [r3, #4]
 8002ab0:	609a      	str	r2, [r3, #8]
 8002ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ab4:	463b      	mov	r3, r7
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002abc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002abe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ac2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002ac6:	f240 3247 	movw	r2, #839	@ 0x347
 8002aca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002acc:	4b19      	ldr	r3, [pc, #100]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002ad2:	4b18      	ldr	r3, [pc, #96]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002ad4:	2263      	movs	r2, #99	@ 0x63
 8002ad6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ad8:	4b16      	ldr	r3, [pc, #88]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ade:	4b15      	ldr	r3, [pc, #84]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ae4:	4813      	ldr	r0, [pc, #76]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002ae6:	f002 ff73 	bl	80059d0 <HAL_TIM_Base_Init>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002af0:	f7ff fe58 	bl	80027a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002af4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002af8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002afa:	f107 0308 	add.w	r3, r7, #8
 8002afe:	4619      	mov	r1, r3
 8002b00:	480c      	ldr	r0, [pc, #48]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002b02:	f003 f92d 	bl	8005d60 <HAL_TIM_ConfigClockSource>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002b0c:	f7ff fe4a 	bl	80027a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b10:	2300      	movs	r3, #0
 8002b12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b14:	2300      	movs	r3, #0
 8002b16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b18:	463b      	mov	r3, r7
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	4805      	ldr	r0, [pc, #20]	@ (8002b34 <MX_TIM2_Init+0x94>)
 8002b1e:	f003 fb49 	bl	80061b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002b28:	f7ff fe3c 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b2c:	bf00      	nop
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	20000204 	.word	0x20000204

08002b38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b48:	d115      	bne.n	8002b76 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
 8002b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b80 <HAL_TIM_Base_MspInit+0x48>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	4a0b      	ldr	r2, [pc, #44]	@ (8002b80 <HAL_TIM_Base_MspInit+0x48>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b5a:	4b09      	ldr	r3, [pc, #36]	@ (8002b80 <HAL_TIM_Base_MspInit+0x48>)
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	60fb      	str	r3, [r7, #12]
 8002b64:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b66:	2200      	movs	r2, #0
 8002b68:	2100      	movs	r1, #0
 8002b6a:	201c      	movs	r0, #28
 8002b6c:	f000 f9e5 	bl	8002f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b70:	201c      	movs	r0, #28
 8002b72:	f000 f9fe 	bl	8002f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002b76:	bf00      	nop
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40023800 	.word	0x40023800

08002b84 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	091b      	lsrs	r3, r3, #4
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	461a      	mov	r2, r3
 8002b96:	0092      	lsls	r2, r2, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	4413      	add	r3, r2
 8002ba8:	b2db      	uxtb	r3, r3
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c00 <DEC2BCD+0x48>)
 8002bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bca:	08db      	lsrs	r3, r3, #3
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	b25b      	sxtb	r3, r3
 8002bd0:	011b      	lsls	r3, r3, #4
 8002bd2:	b258      	sxtb	r0, r3
 8002bd4:	79fa      	ldrb	r2, [r7, #7]
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <DEC2BCD+0x48>)
 8002bd8:	fba3 1302 	umull	r1, r3, r3, r2
 8002bdc:	08d9      	lsrs	r1, r3, #3
 8002bde:	460b      	mov	r3, r1
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	b25b      	sxtb	r3, r3
 8002bec:	4303      	orrs	r3, r0
 8002bee:	b25b      	sxtb	r3, r3
 8002bf0:	b2db      	uxtb	r3, r3
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	cccccccd 	.word	0xcccccccd

08002c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c08:	480d      	ldr	r0, [pc, #52]	@ (8002c40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c0a:	490e      	ldr	r1, [pc, #56]	@ (8002c44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002c48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c10:	e002      	b.n	8002c18 <LoopCopyDataInit>

08002c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c16:	3304      	adds	r3, #4

08002c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c1c:	d3f9      	bcc.n	8002c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c1e:	4a0b      	ldr	r2, [pc, #44]	@ (8002c4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c20:	4c0b      	ldr	r4, [pc, #44]	@ (8002c50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c24:	e001      	b.n	8002c2a <LoopFillZerobss>

08002c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c28:	3204      	adds	r2, #4

08002c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c2c:	d3fb      	bcc.n	8002c26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002c2e:	f7ff ff25 	bl	8002a7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c32:	f003 fc4f 	bl	80064d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c36:	f7ff fce1 	bl	80025fc <main>
  bx  lr    
 8002c3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c44:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8002c48:	08009e28 	.word	0x08009e28
  ldr r2, =_sbss
 8002c4c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8002c50:	20000398 	.word	0x20000398

08002c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c54:	e7fe      	b.n	8002c54 <ADC_IRQHandler>
	...

08002c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <HAL_Init+0x40>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0d      	ldr	r2, [pc, #52]	@ (8002c98 <HAL_Init+0x40>)
 8002c62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c68:	4b0b      	ldr	r3, [pc, #44]	@ (8002c98 <HAL_Init+0x40>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c98 <HAL_Init+0x40>)
 8002c6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c74:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <HAL_Init+0x40>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a07      	ldr	r2, [pc, #28]	@ (8002c98 <HAL_Init+0x40>)
 8002c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c80:	2003      	movs	r0, #3
 8002c82:	f000 f94f 	bl	8002f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c86:	200f      	movs	r0, #15
 8002c88:	f000 f808 	bl	8002c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c8c:	f7ff fe5e 	bl	800294c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40023c00 	.word	0x40023c00

08002c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ca4:	4b12      	ldr	r3, [pc, #72]	@ (8002cf0 <HAL_InitTick+0x54>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <HAL_InitTick+0x58>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	4619      	mov	r1, r3
 8002cae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 f967 	bl	8002f8e <HAL_SYSTICK_Config>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e00e      	b.n	8002ce8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b0f      	cmp	r3, #15
 8002cce:	d80a      	bhi.n	8002ce6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	6879      	ldr	r1, [r7, #4]
 8002cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd8:	f000 f92f 	bl	8002f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cdc:	4a06      	ldr	r2, [pc, #24]	@ (8002cf8 <HAL_InitTick+0x5c>)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e000      	b.n	8002ce8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	2000002c 	.word	0x2000002c
 8002cf4:	20000034 	.word	0x20000034
 8002cf8:	20000030 	.word	0x20000030

08002cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d00:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <HAL_IncTick+0x20>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <HAL_IncTick+0x24>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	4a04      	ldr	r2, [pc, #16]	@ (8002d20 <HAL_IncTick+0x24>)
 8002d0e:	6013      	str	r3, [r2, #0]
}
 8002d10:	bf00      	nop
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	20000034 	.word	0x20000034
 8002d20:	2000024c 	.word	0x2000024c

08002d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  return uwTick;
 8002d28:	4b03      	ldr	r3, [pc, #12]	@ (8002d38 <HAL_GetTick+0x14>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	2000024c 	.word	0x2000024c

08002d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d44:	f7ff ffee 	bl	8002d24 <HAL_GetTick>
 8002d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d54:	d005      	beq.n	8002d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d56:	4b0a      	ldr	r3, [pc, #40]	@ (8002d80 <HAL_Delay+0x44>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4413      	add	r3, r2
 8002d60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d62:	bf00      	nop
 8002d64:	f7ff ffde 	bl	8002d24 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d8f7      	bhi.n	8002d64 <HAL_Delay+0x28>
  {
  }
}
 8002d74:	bf00      	nop
 8002d76:	bf00      	nop
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000034 	.word	0x20000034

08002d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d94:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002da0:	4013      	ands	r3, r2
 8002da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002db6:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	60d3      	str	r3, [r2, #12]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	e000ed00 	.word	0xe000ed00

08002dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd0:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <__NVIC_GetPriorityGrouping+0x18>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	0a1b      	lsrs	r3, r3, #8
 8002dd6:	f003 0307 	and.w	r3, r3, #7
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	db0b      	blt.n	8002e12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	f003 021f 	and.w	r2, r3, #31
 8002e00:	4907      	ldr	r1, [pc, #28]	@ (8002e20 <__NVIC_EnableIRQ+0x38>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	2001      	movs	r0, #1
 8002e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	e000e100 	.word	0xe000e100

08002e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	6039      	str	r1, [r7, #0]
 8002e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	db0a      	blt.n	8002e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	b2da      	uxtb	r2, r3
 8002e3c:	490c      	ldr	r1, [pc, #48]	@ (8002e70 <__NVIC_SetPriority+0x4c>)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	0112      	lsls	r2, r2, #4
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	440b      	add	r3, r1
 8002e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e4c:	e00a      	b.n	8002e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	4908      	ldr	r1, [pc, #32]	@ (8002e74 <__NVIC_SetPriority+0x50>)
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	3b04      	subs	r3, #4
 8002e5c:	0112      	lsls	r2, r2, #4
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	440b      	add	r3, r1
 8002e62:	761a      	strb	r2, [r3, #24]
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000e100 	.word	0xe000e100
 8002e74:	e000ed00 	.word	0xe000ed00

08002e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b089      	sub	sp, #36	@ 0x24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f1c3 0307 	rsb	r3, r3, #7
 8002e92:	2b04      	cmp	r3, #4
 8002e94:	bf28      	it	cs
 8002e96:	2304      	movcs	r3, #4
 8002e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	2b06      	cmp	r3, #6
 8002ea0:	d902      	bls.n	8002ea8 <NVIC_EncodePriority+0x30>
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	3b03      	subs	r3, #3
 8002ea6:	e000      	b.n	8002eaa <NVIC_EncodePriority+0x32>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eac:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	401a      	ands	r2, r3
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eca:	43d9      	mvns	r1, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed0:	4313      	orrs	r3, r2
         );
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3724      	adds	r7, #36	@ 0x24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
	...

08002ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ef0:	d301      	bcc.n	8002ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e00f      	b.n	8002f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f20 <SysTick_Config+0x40>)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	3b01      	subs	r3, #1
 8002efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002efe:	210f      	movs	r1, #15
 8002f00:	f04f 30ff 	mov.w	r0, #4294967295
 8002f04:	f7ff ff8e 	bl	8002e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f08:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <SysTick_Config+0x40>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f0e:	4b04      	ldr	r3, [pc, #16]	@ (8002f20 <SysTick_Config+0x40>)
 8002f10:	2207      	movs	r2, #7
 8002f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	e000e010 	.word	0xe000e010

08002f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff ff29 	bl	8002d84 <__NVIC_SetPriorityGrouping>
}
 8002f32:	bf00      	nop
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b086      	sub	sp, #24
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	4603      	mov	r3, r0
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f4c:	f7ff ff3e 	bl	8002dcc <__NVIC_GetPriorityGrouping>
 8002f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	6978      	ldr	r0, [r7, #20]
 8002f58:	f7ff ff8e 	bl	8002e78 <NVIC_EncodePriority>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff ff5d 	bl	8002e24 <__NVIC_SetPriority>
}
 8002f6a:	bf00      	nop
 8002f6c:	3718      	adds	r7, #24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b082      	sub	sp, #8
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	4603      	mov	r3, r0
 8002f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff31 	bl	8002de8 <__NVIC_EnableIRQ>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ffa2 	bl	8002ee0 <SysTick_Config>
 8002f9c:	4603      	mov	r3, r0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	@ 0x24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
 8002fc2:	e16b      	b.n	800329c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	f040 815a 	bne.w	8003296 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d005      	beq.n	8002ffa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d130      	bne.n	800305c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	2203      	movs	r2, #3
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	43db      	mvns	r3, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4013      	ands	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4313      	orrs	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003030:	2201      	movs	r2, #1
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4013      	ands	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	091b      	lsrs	r3, r3, #4
 8003046:	f003 0201 	and.w	r2, r3, #1
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	2b03      	cmp	r3, #3
 8003066:	d017      	beq.n	8003098 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	2203      	movs	r2, #3
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	4313      	orrs	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d123      	bne.n	80030ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	08da      	lsrs	r2, r3, #3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3208      	adds	r2, #8
 80030ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	220f      	movs	r2, #15
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4013      	ands	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	08da      	lsrs	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3208      	adds	r2, #8
 80030e6:	69b9      	ldr	r1, [r7, #24]
 80030e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	2203      	movs	r2, #3
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	43db      	mvns	r3, r3
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4013      	ands	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f003 0203 	and.w	r2, r3, #3
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4313      	orrs	r3, r2
 8003118:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 80b4 	beq.w	8003296 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	4b60      	ldr	r3, [pc, #384]	@ (80032b4 <HAL_GPIO_Init+0x30c>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003136:	4a5f      	ldr	r2, [pc, #380]	@ (80032b4 <HAL_GPIO_Init+0x30c>)
 8003138:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800313c:	6453      	str	r3, [r2, #68]	@ 0x44
 800313e:	4b5d      	ldr	r3, [pc, #372]	@ (80032b4 <HAL_GPIO_Init+0x30c>)
 8003140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003142:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800314a:	4a5b      	ldr	r2, [pc, #364]	@ (80032b8 <HAL_GPIO_Init+0x310>)
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	089b      	lsrs	r3, r3, #2
 8003150:	3302      	adds	r3, #2
 8003152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	220f      	movs	r2, #15
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	43db      	mvns	r3, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4013      	ands	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a52      	ldr	r2, [pc, #328]	@ (80032bc <HAL_GPIO_Init+0x314>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d02b      	beq.n	80031ce <HAL_GPIO_Init+0x226>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a51      	ldr	r2, [pc, #324]	@ (80032c0 <HAL_GPIO_Init+0x318>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d025      	beq.n	80031ca <HAL_GPIO_Init+0x222>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a50      	ldr	r2, [pc, #320]	@ (80032c4 <HAL_GPIO_Init+0x31c>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d01f      	beq.n	80031c6 <HAL_GPIO_Init+0x21e>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a4f      	ldr	r2, [pc, #316]	@ (80032c8 <HAL_GPIO_Init+0x320>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d019      	beq.n	80031c2 <HAL_GPIO_Init+0x21a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a4e      	ldr	r2, [pc, #312]	@ (80032cc <HAL_GPIO_Init+0x324>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <HAL_GPIO_Init+0x216>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a4d      	ldr	r2, [pc, #308]	@ (80032d0 <HAL_GPIO_Init+0x328>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00d      	beq.n	80031ba <HAL_GPIO_Init+0x212>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a4c      	ldr	r2, [pc, #304]	@ (80032d4 <HAL_GPIO_Init+0x32c>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d007      	beq.n	80031b6 <HAL_GPIO_Init+0x20e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a4b      	ldr	r2, [pc, #300]	@ (80032d8 <HAL_GPIO_Init+0x330>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d101      	bne.n	80031b2 <HAL_GPIO_Init+0x20a>
 80031ae:	2307      	movs	r3, #7
 80031b0:	e00e      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031b2:	2308      	movs	r3, #8
 80031b4:	e00c      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031b6:	2306      	movs	r3, #6
 80031b8:	e00a      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031ba:	2305      	movs	r3, #5
 80031bc:	e008      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031be:	2304      	movs	r3, #4
 80031c0:	e006      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031c2:	2303      	movs	r3, #3
 80031c4:	e004      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e002      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <HAL_GPIO_Init+0x228>
 80031ce:	2300      	movs	r3, #0
 80031d0:	69fa      	ldr	r2, [r7, #28]
 80031d2:	f002 0203 	and.w	r2, r2, #3
 80031d6:	0092      	lsls	r2, r2, #2
 80031d8:	4093      	lsls	r3, r2
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031e0:	4935      	ldr	r1, [pc, #212]	@ (80032b8 <HAL_GPIO_Init+0x310>)
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	089b      	lsrs	r3, r3, #2
 80031e6:	3302      	adds	r3, #2
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031ee:	4b3b      	ldr	r3, [pc, #236]	@ (80032dc <HAL_GPIO_Init+0x334>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	43db      	mvns	r3, r3
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	4013      	ands	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d003      	beq.n	8003212 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003212:	4a32      	ldr	r2, [pc, #200]	@ (80032dc <HAL_GPIO_Init+0x334>)
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003218:	4b30      	ldr	r3, [pc, #192]	@ (80032dc <HAL_GPIO_Init+0x334>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	43db      	mvns	r3, r3
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	4013      	ands	r3, r2
 8003226:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	4313      	orrs	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800323c:	4a27      	ldr	r2, [pc, #156]	@ (80032dc <HAL_GPIO_Init+0x334>)
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003242:	4b26      	ldr	r3, [pc, #152]	@ (80032dc <HAL_GPIO_Init+0x334>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	43db      	mvns	r3, r3
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	4013      	ands	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	4313      	orrs	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003266:	4a1d      	ldr	r2, [pc, #116]	@ (80032dc <HAL_GPIO_Init+0x334>)
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800326c:	4b1b      	ldr	r3, [pc, #108]	@ (80032dc <HAL_GPIO_Init+0x334>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	43db      	mvns	r3, r3
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4013      	ands	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	4313      	orrs	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003290:	4a12      	ldr	r2, [pc, #72]	@ (80032dc <HAL_GPIO_Init+0x334>)
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	3301      	adds	r3, #1
 800329a:	61fb      	str	r3, [r7, #28]
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	2b0f      	cmp	r3, #15
 80032a0:	f67f ae90 	bls.w	8002fc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032a4:	bf00      	nop
 80032a6:	bf00      	nop
 80032a8:	3724      	adds	r7, #36	@ 0x24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40013800 	.word	0x40013800
 80032bc:	40020000 	.word	0x40020000
 80032c0:	40020400 	.word	0x40020400
 80032c4:	40020800 	.word	0x40020800
 80032c8:	40020c00 	.word	0x40020c00
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40021400 	.word	0x40021400
 80032d4:	40021800 	.word	0x40021800
 80032d8:	40021c00 	.word	0x40021c00
 80032dc:	40013c00 	.word	0x40013c00

080032e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	807b      	strh	r3, [r7, #2]
 80032ec:	4613      	mov	r3, r2
 80032ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032f0:	787b      	ldrb	r3, [r7, #1]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032f6:	887a      	ldrh	r2, [r7, #2]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032fc:	e003      	b.n	8003306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032fe:	887b      	ldrh	r3, [r7, #2]
 8003300:	041a      	lsls	r2, r3, #16
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	619a      	str	r2, [r3, #24]
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
	...

08003314 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e12b      	b.n	800357e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d106      	bne.n	8003340 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7fe fc28 	bl	8001b90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2224      	movs	r2, #36	@ 0x24
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0201 	bic.w	r2, r2, #1
 8003356:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003366:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003376:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003378:	f001 fd2a 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 800337c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	4a81      	ldr	r2, [pc, #516]	@ (8003588 <HAL_I2C_Init+0x274>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d807      	bhi.n	8003398 <HAL_I2C_Init+0x84>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4a80      	ldr	r2, [pc, #512]	@ (800358c <HAL_I2C_Init+0x278>)
 800338c:	4293      	cmp	r3, r2
 800338e:	bf94      	ite	ls
 8003390:	2301      	movls	r3, #1
 8003392:	2300      	movhi	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	e006      	b.n	80033a6 <HAL_I2C_Init+0x92>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4a7d      	ldr	r2, [pc, #500]	@ (8003590 <HAL_I2C_Init+0x27c>)
 800339c:	4293      	cmp	r3, r2
 800339e:	bf94      	ite	ls
 80033a0:	2301      	movls	r3, #1
 80033a2:	2300      	movhi	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e0e7      	b.n	800357e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4a78      	ldr	r2, [pc, #480]	@ (8003594 <HAL_I2C_Init+0x280>)
 80033b2:	fba2 2303 	umull	r2, r3, r2, r3
 80033b6:	0c9b      	lsrs	r3, r3, #18
 80033b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68ba      	ldr	r2, [r7, #8]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	4a6a      	ldr	r2, [pc, #424]	@ (8003588 <HAL_I2C_Init+0x274>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d802      	bhi.n	80033e8 <HAL_I2C_Init+0xd4>
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	3301      	adds	r3, #1
 80033e6:	e009      	b.n	80033fc <HAL_I2C_Init+0xe8>
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033ee:	fb02 f303 	mul.w	r3, r2, r3
 80033f2:	4a69      	ldr	r2, [pc, #420]	@ (8003598 <HAL_I2C_Init+0x284>)
 80033f4:	fba2 2303 	umull	r2, r3, r2, r3
 80033f8:	099b      	lsrs	r3, r3, #6
 80033fa:	3301      	adds	r3, #1
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6812      	ldr	r2, [r2, #0]
 8003400:	430b      	orrs	r3, r1
 8003402:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800340e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	495c      	ldr	r1, [pc, #368]	@ (8003588 <HAL_I2C_Init+0x274>)
 8003418:	428b      	cmp	r3, r1
 800341a:	d819      	bhi.n	8003450 <HAL_I2C_Init+0x13c>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	1e59      	subs	r1, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fbb1 f3f3 	udiv	r3, r1, r3
 800342a:	1c59      	adds	r1, r3, #1
 800342c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003430:	400b      	ands	r3, r1
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00a      	beq.n	800344c <HAL_I2C_Init+0x138>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	1e59      	subs	r1, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	fbb1 f3f3 	udiv	r3, r1, r3
 8003444:	3301      	adds	r3, #1
 8003446:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800344a:	e051      	b.n	80034f0 <HAL_I2C_Init+0x1dc>
 800344c:	2304      	movs	r3, #4
 800344e:	e04f      	b.n	80034f0 <HAL_I2C_Init+0x1dc>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d111      	bne.n	800347c <HAL_I2C_Init+0x168>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	1e58      	subs	r0, r3, #1
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6859      	ldr	r1, [r3, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	440b      	add	r3, r1
 8003466:	fbb0 f3f3 	udiv	r3, r0, r3
 800346a:	3301      	adds	r3, #1
 800346c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003470:	2b00      	cmp	r3, #0
 8003472:	bf0c      	ite	eq
 8003474:	2301      	moveq	r3, #1
 8003476:	2300      	movne	r3, #0
 8003478:	b2db      	uxtb	r3, r3
 800347a:	e012      	b.n	80034a2 <HAL_I2C_Init+0x18e>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	1e58      	subs	r0, r3, #1
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6859      	ldr	r1, [r3, #4]
 8003484:	460b      	mov	r3, r1
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	0099      	lsls	r1, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003492:	3301      	adds	r3, #1
 8003494:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003498:	2b00      	cmp	r3, #0
 800349a:	bf0c      	ite	eq
 800349c:	2301      	moveq	r3, #1
 800349e:	2300      	movne	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_I2C_Init+0x196>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e022      	b.n	80034f0 <HAL_I2C_Init+0x1dc>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10e      	bne.n	80034d0 <HAL_I2C_Init+0x1bc>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	1e58      	subs	r0, r3, #1
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6859      	ldr	r1, [r3, #4]
 80034ba:	460b      	mov	r3, r1
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	440b      	add	r3, r1
 80034c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80034c4:	3301      	adds	r3, #1
 80034c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034ce:	e00f      	b.n	80034f0 <HAL_I2C_Init+0x1dc>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	1e58      	subs	r0, r3, #1
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6859      	ldr	r1, [r3, #4]
 80034d8:	460b      	mov	r3, r1
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	0099      	lsls	r1, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80034e6:	3301      	adds	r3, #1
 80034e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	6809      	ldr	r1, [r1, #0]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69da      	ldr	r2, [r3, #28]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	431a      	orrs	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	430a      	orrs	r2, r1
 8003512:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800351e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6911      	ldr	r1, [r2, #16]
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	68d2      	ldr	r2, [r2, #12]
 800352a:	4311      	orrs	r1, r2
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	430b      	orrs	r3, r1
 8003532:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695a      	ldr	r2, [r3, #20]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2220      	movs	r2, #32
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	000186a0 	.word	0x000186a0
 800358c:	001e847f 	.word	0x001e847f
 8003590:	003d08ff 	.word	0x003d08ff
 8003594:	431bde83 	.word	0x431bde83
 8003598:	10624dd3 	.word	0x10624dd3

0800359c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	4608      	mov	r0, r1
 80035a6:	4611      	mov	r1, r2
 80035a8:	461a      	mov	r2, r3
 80035aa:	4603      	mov	r3, r0
 80035ac:	817b      	strh	r3, [r7, #10]
 80035ae:	460b      	mov	r3, r1
 80035b0:	813b      	strh	r3, [r7, #8]
 80035b2:	4613      	mov	r3, r2
 80035b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035b6:	f7ff fbb5 	bl	8002d24 <HAL_GetTick>
 80035ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	2b20      	cmp	r3, #32
 80035c6:	f040 80d9 	bne.w	800377c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	2319      	movs	r3, #25
 80035d0:	2201      	movs	r2, #1
 80035d2:	496d      	ldr	r1, [pc, #436]	@ (8003788 <HAL_I2C_Mem_Write+0x1ec>)
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 fdad 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80035e0:	2302      	movs	r3, #2
 80035e2:	e0cc      	b.n	800377e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d101      	bne.n	80035f2 <HAL_I2C_Mem_Write+0x56>
 80035ee:	2302      	movs	r3, #2
 80035f0:	e0c5      	b.n	800377e <HAL_I2C_Mem_Write+0x1e2>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b01      	cmp	r3, #1
 8003606:	d007      	beq.n	8003618 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f042 0201 	orr.w	r2, r2, #1
 8003616:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003626:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2221      	movs	r2, #33	@ 0x21
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2240      	movs	r2, #64	@ 0x40
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6a3a      	ldr	r2, [r7, #32]
 8003642:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003648:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364e:	b29a      	uxth	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	4a4d      	ldr	r2, [pc, #308]	@ (800378c <HAL_I2C_Mem_Write+0x1f0>)
 8003658:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800365a:	88f8      	ldrh	r0, [r7, #6]
 800365c:	893a      	ldrh	r2, [r7, #8]
 800365e:	8979      	ldrh	r1, [r7, #10]
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	4603      	mov	r3, r0
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 fbe4 	bl	8003e38 <I2C_RequestMemoryWrite>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d052      	beq.n	800371c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e081      	b.n	800377e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 fe2e 	bl	80042e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00d      	beq.n	80036a6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368e:	2b04      	cmp	r3, #4
 8003690:	d107      	bne.n	80036a2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e06b      	b.n	800377e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036aa:	781a      	ldrb	r2, [r3, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b6:	1c5a      	adds	r2, r3, #1
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695b      	ldr	r3, [r3, #20]
 80036dc:	f003 0304 	and.w	r3, r3, #4
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d11b      	bne.n	800371c <HAL_I2C_Mem_Write+0x180>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d017      	beq.n	800371c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	781a      	ldrb	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003712:	b29b      	uxth	r3, r3
 8003714:	3b01      	subs	r3, #1
 8003716:	b29a      	uxth	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1aa      	bne.n	800367a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f000 fe1a 	bl	8004362 <I2C_WaitOnBTFFlagUntilTimeout>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00d      	beq.n	8003750 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003738:	2b04      	cmp	r3, #4
 800373a:	d107      	bne.n	800374c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800374a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e016      	b.n	800377e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800375e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003778:	2300      	movs	r3, #0
 800377a:	e000      	b.n	800377e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800377c:	2302      	movs	r3, #2
  }
}
 800377e:	4618      	mov	r0, r3
 8003780:	3718      	adds	r7, #24
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	00100002 	.word	0x00100002
 800378c:	ffff0000 	.word	0xffff0000

08003790 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08c      	sub	sp, #48	@ 0x30
 8003794:	af02      	add	r7, sp, #8
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	4608      	mov	r0, r1
 800379a:	4611      	mov	r1, r2
 800379c:	461a      	mov	r2, r3
 800379e:	4603      	mov	r3, r0
 80037a0:	817b      	strh	r3, [r7, #10]
 80037a2:	460b      	mov	r3, r1
 80037a4:	813b      	strh	r3, [r7, #8]
 80037a6:	4613      	mov	r3, r2
 80037a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037aa:	f7ff fabb 	bl	8002d24 <HAL_GetTick>
 80037ae:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b20      	cmp	r3, #32
 80037ba:	f040 8208 	bne.w	8003bce <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	2319      	movs	r3, #25
 80037c4:	2201      	movs	r2, #1
 80037c6:	497b      	ldr	r1, [pc, #492]	@ (80039b4 <HAL_I2C_Mem_Read+0x224>)
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 fcb3 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80037d4:	2302      	movs	r3, #2
 80037d6:	e1fb      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d101      	bne.n	80037e6 <HAL_I2C_Mem_Read+0x56>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e1f4      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d007      	beq.n	800380c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0201 	orr.w	r2, r2, #1
 800380a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800381a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2222      	movs	r2, #34	@ 0x22
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2240      	movs	r2, #64	@ 0x40
 8003828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003836:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800383c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003842:	b29a      	uxth	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	4a5b      	ldr	r2, [pc, #364]	@ (80039b8 <HAL_I2C_Mem_Read+0x228>)
 800384c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800384e:	88f8      	ldrh	r0, [r7, #6]
 8003850:	893a      	ldrh	r2, [r7, #8]
 8003852:	8979      	ldrh	r1, [r7, #10]
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	9301      	str	r3, [sp, #4]
 8003858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	4603      	mov	r3, r0
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 fb80 	bl	8003f64 <I2C_RequestMemoryRead>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e1b0      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003872:	2b00      	cmp	r3, #0
 8003874:	d113      	bne.n	800389e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003876:	2300      	movs	r3, #0
 8003878:	623b      	str	r3, [r7, #32]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	623b      	str	r3, [r7, #32]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	623b      	str	r3, [r7, #32]
 800388a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	e184      	b.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d11b      	bne.n	80038de <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b6:	2300      	movs	r3, #0
 80038b8:	61fb      	str	r3, [r7, #28]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	61fb      	str	r3, [r7, #28]
 80038ca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e164      	b.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d11b      	bne.n	800391e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038f4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003904:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003906:	2300      	movs	r3, #0
 8003908:	61bb      	str	r3, [r7, #24]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	61bb      	str	r3, [r7, #24]
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	e144      	b.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800391e:	2300      	movs	r3, #0
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	695b      	ldr	r3, [r3, #20]
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003934:	e138      	b.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393a:	2b03      	cmp	r3, #3
 800393c:	f200 80f1 	bhi.w	8003b22 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003944:	2b01      	cmp	r3, #1
 8003946:	d123      	bne.n	8003990 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003948:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800394a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 fd49 	bl	80043e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e139      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	691a      	ldr	r2, [r3, #16]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	1c5a      	adds	r2, r3, #1
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003978:	3b01      	subs	r3, #1
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003984:	b29b      	uxth	r3, r3
 8003986:	3b01      	subs	r3, #1
 8003988:	b29a      	uxth	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800398e:	e10b      	b.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003994:	2b02      	cmp	r3, #2
 8003996:	d14e      	bne.n	8003a36 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399e:	2200      	movs	r2, #0
 80039a0:	4906      	ldr	r1, [pc, #24]	@ (80039bc <HAL_I2C_Mem_Read+0x22c>)
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 fbc6 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d008      	beq.n	80039c0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e10e      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
 80039b2:	bf00      	nop
 80039b4:	00100002 	.word	0x00100002
 80039b8:	ffff0000 	.word	0xffff0000
 80039bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691a      	ldr	r2, [r3, #16]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e2:	1c5a      	adds	r2, r3, #1
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	3b01      	subs	r3, #1
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	691a      	ldr	r2, [r3, #16]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a34:	e0b8      	b.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	4966      	ldr	r1, [pc, #408]	@ (8003bd8 <HAL_I2C_Mem_Read+0x448>)
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f000 fb77 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d001      	beq.n	8003a50 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e0bf      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	691a      	ldr	r2, [r3, #16]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	b2d2      	uxtb	r2, r2
 8003a6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a98:	2200      	movs	r2, #0
 8003a9a:	494f      	ldr	r1, [pc, #316]	@ (8003bd8 <HAL_I2C_Mem_Read+0x448>)
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 fb49 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e091      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	691a      	ldr	r2, [r3, #16]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	691a      	ldr	r2, [r3, #16]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	b2d2      	uxtb	r2, r2
 8003afa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	1c5a      	adds	r2, r3, #1
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b20:	e042      	b.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b24:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 fc5c 	bl	80043e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e04c      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b48:	1c5a      	adds	r2, r3, #1
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d118      	bne.n	8003ba8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	691a      	ldr	r2, [r3, #16]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b80:	b2d2      	uxtb	r2, r2
 8003b82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b92:	3b01      	subs	r3, #1
 8003b94:	b29a      	uxth	r2, r3
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	b29a      	uxth	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f47f aec2 	bne.w	8003936 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e000      	b.n	8003bd0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003bce:	2302      	movs	r3, #2
  }
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3728      	adds	r7, #40	@ 0x28
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	00010004 	.word	0x00010004

08003bdc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b08a      	sub	sp, #40	@ 0x28
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	607a      	str	r2, [r7, #4]
 8003be6:	603b      	str	r3, [r7, #0]
 8003be8:	460b      	mov	r3, r1
 8003bea:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003bec:	f7ff f89a 	bl	8002d24 <HAL_GetTick>
 8003bf0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	f040 8111 	bne.w	8003e26 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	2319      	movs	r3, #25
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	4988      	ldr	r1, [pc, #544]	@ (8003e30 <HAL_I2C_IsDeviceReady+0x254>)
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f000 fa90 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	e104      	b.n	8003e28 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_I2C_IsDeviceReady+0x50>
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e0fd      	b.n	8003e28 <HAL_I2C_IsDeviceReady+0x24c>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d007      	beq.n	8003c52 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f042 0201 	orr.w	r2, r2, #1
 8003c50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c60:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2224      	movs	r2, #36	@ 0x24
 8003c66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4a70      	ldr	r2, [pc, #448]	@ (8003e34 <HAL_I2C_IsDeviceReady+0x258>)
 8003c74:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c84:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f000 fa4e 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00d      	beq.n	8003cba <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cac:	d103      	bne.n	8003cb6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cb4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e0b6      	b.n	8003e28 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cba:	897b      	ldrh	r3, [r7, #10]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003cc8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003cca:	f7ff f82b 	bl	8002d24 <HAL_GetTick>
 8003cce:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	bf0c      	ite	eq
 8003cde:	2301      	moveq	r3, #1
 8003ce0:	2300      	movne	r3, #0
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cf4:	bf0c      	ite	eq
 8003cf6:	2301      	moveq	r3, #1
 8003cf8:	2300      	movne	r3, #0
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003cfe:	e025      	b.n	8003d4c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d00:	f7ff f810 	bl	8002d24 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d302      	bcc.n	8003d16 <HAL_I2C_IsDeviceReady+0x13a>
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d103      	bne.n	8003d1e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	22a0      	movs	r2, #160	@ 0xa0
 8003d1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	f003 0302 	and.w	r3, r3, #2
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	bf0c      	ite	eq
 8003d2c:	2301      	moveq	r3, #1
 8003d2e:	2300      	movne	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d42:	bf0c      	ite	eq
 8003d44:	2301      	moveq	r3, #1
 8003d46:	2300      	movne	r3, #0
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2ba0      	cmp	r3, #160	@ 0xa0
 8003d56:	d005      	beq.n	8003d64 <HAL_I2C_IsDeviceReady+0x188>
 8003d58:	7dfb      	ldrb	r3, [r7, #23]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d102      	bne.n	8003d64 <HAL_I2C_IsDeviceReady+0x188>
 8003d5e:	7dbb      	ldrb	r3, [r7, #22]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0cd      	beq.n	8003d00 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	695b      	ldr	r3, [r3, #20]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d129      	bne.n	8003dce <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d88:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	613b      	str	r3, [r7, #16]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	695b      	ldr	r3, [r3, #20]
 8003d94:	613b      	str	r3, [r7, #16]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	2319      	movs	r3, #25
 8003da6:	2201      	movs	r2, #1
 8003da8:	4921      	ldr	r1, [pc, #132]	@ (8003e30 <HAL_I2C_IsDeviceReady+0x254>)
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f9c2 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e036      	b.n	8003e28 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	e02c      	b.n	8003e28 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ddc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003de6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	2319      	movs	r3, #25
 8003dee:	2201      	movs	r2, #1
 8003df0:	490f      	ldr	r1, [pc, #60]	@ (8003e30 <HAL_I2C_IsDeviceReady+0x254>)
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 f99e 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e012      	b.n	8003e28 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	3301      	adds	r3, #1
 8003e06:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	f4ff af32 	bcc.w	8003c76 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e000      	b.n	8003e28 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003e26:	2302      	movs	r3, #2
  }
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3720      	adds	r7, #32
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	00100002 	.word	0x00100002
 8003e34:	ffff0000 	.word	0xffff0000

08003e38 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af02      	add	r7, sp, #8
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	4608      	mov	r0, r1
 8003e42:	4611      	mov	r1, r2
 8003e44:	461a      	mov	r2, r3
 8003e46:	4603      	mov	r3, r0
 8003e48:	817b      	strh	r3, [r7, #10]
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	813b      	strh	r3, [r7, #8]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	6a3b      	ldr	r3, [r7, #32]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 f960 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00d      	beq.n	8003e96 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e88:	d103      	bne.n	8003e92 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e90:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e05f      	b.n	8003f56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e96:	897b      	ldrh	r3, [r7, #10]
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ea4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	6a3a      	ldr	r2, [r7, #32]
 8003eaa:	492d      	ldr	r1, [pc, #180]	@ (8003f60 <I2C_RequestMemoryWrite+0x128>)
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f000 f998 	bl	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e04c      	b.n	8003f56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	617b      	str	r3, [r7, #20]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	617b      	str	r3, [r7, #20]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	617b      	str	r3, [r7, #20]
 8003ed0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed4:	6a39      	ldr	r1, [r7, #32]
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 fa02 	bl	80042e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00d      	beq.n	8003efe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d107      	bne.n	8003efa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ef8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e02b      	b.n	8003f56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003efe:	88fb      	ldrh	r3, [r7, #6]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d105      	bne.n	8003f10 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f04:	893b      	ldrh	r3, [r7, #8]
 8003f06:	b2da      	uxtb	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	611a      	str	r2, [r3, #16]
 8003f0e:	e021      	b.n	8003f54 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f10:	893b      	ldrh	r3, [r7, #8]
 8003f12:	0a1b      	lsrs	r3, r3, #8
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f20:	6a39      	ldr	r1, [r7, #32]
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 f9dc 	bl	80042e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00d      	beq.n	8003f4a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d107      	bne.n	8003f46 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e005      	b.n	8003f56 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f4a:	893b      	ldrh	r3, [r7, #8]
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3718      	adds	r7, #24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	00010002 	.word	0x00010002

08003f64 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af02      	add	r7, sp, #8
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	4608      	mov	r0, r1
 8003f6e:	4611      	mov	r1, r2
 8003f70:	461a      	mov	r2, r3
 8003f72:	4603      	mov	r3, r0
 8003f74:	817b      	strh	r3, [r7, #10]
 8003f76:	460b      	mov	r3, r1
 8003f78:	813b      	strh	r3, [r7, #8]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f8c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	6a3b      	ldr	r3, [r7, #32]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f8c2 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00d      	beq.n	8003fd2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fc4:	d103      	bne.n	8003fce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fcc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e0aa      	b.n	8004128 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fd2:	897b      	ldrh	r3, [r7, #10]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fe0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe4:	6a3a      	ldr	r2, [r7, #32]
 8003fe6:	4952      	ldr	r1, [pc, #328]	@ (8004130 <I2C_RequestMemoryRead+0x1cc>)
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 f8fa 	bl	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e097      	b.n	8004128 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	617b      	str	r3, [r7, #20]
 800400c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800400e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004010:	6a39      	ldr	r1, [r7, #32]
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f964 	bl	80042e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004022:	2b04      	cmp	r3, #4
 8004024:	d107      	bne.n	8004036 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004034:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e076      	b.n	8004128 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800403a:	88fb      	ldrh	r3, [r7, #6]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d105      	bne.n	800404c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004040:	893b      	ldrh	r3, [r7, #8]
 8004042:	b2da      	uxtb	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	611a      	str	r2, [r3, #16]
 800404a:	e021      	b.n	8004090 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800404c:	893b      	ldrh	r3, [r7, #8]
 800404e:	0a1b      	lsrs	r3, r3, #8
 8004050:	b29b      	uxth	r3, r3
 8004052:	b2da      	uxtb	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800405a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800405c:	6a39      	ldr	r1, [r7, #32]
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 f93e 	bl	80042e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00d      	beq.n	8004086 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406e:	2b04      	cmp	r3, #4
 8004070:	d107      	bne.n	8004082 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004080:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e050      	b.n	8004128 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004086:	893b      	ldrh	r3, [r7, #8]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004092:	6a39      	ldr	r1, [r7, #32]
 8004094:	68f8      	ldr	r0, [r7, #12]
 8004096:	f000 f923 	bl	80042e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800409a:	4603      	mov	r3, r0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d00d      	beq.n	80040bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d107      	bne.n	80040b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e035      	b.n	8004128 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 f82b 	bl	8004134 <I2C_WaitOnFlagUntilTimeout>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00d      	beq.n	8004100 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f2:	d103      	bne.n	80040fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e013      	b.n	8004128 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004100:	897b      	ldrh	r3, [r7, #10]
 8004102:	b2db      	uxtb	r3, r3
 8004104:	f043 0301 	orr.w	r3, r3, #1
 8004108:	b2da      	uxtb	r2, r3
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004112:	6a3a      	ldr	r2, [r7, #32]
 8004114:	4906      	ldr	r1, [pc, #24]	@ (8004130 <I2C_RequestMemoryRead+0x1cc>)
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f000 f863 	bl	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	00010002 	.word	0x00010002

08004134 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	603b      	str	r3, [r7, #0]
 8004140:	4613      	mov	r3, r2
 8004142:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004144:	e025      	b.n	8004192 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414c:	d021      	beq.n	8004192 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800414e:	f7fe fde9 	bl	8002d24 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	429a      	cmp	r2, r3
 800415c:	d302      	bcc.n	8004164 <I2C_WaitOnFlagUntilTimeout+0x30>
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d116      	bne.n	8004192 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2220      	movs	r2, #32
 800416e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417e:	f043 0220 	orr.w	r2, r3, #32
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e023      	b.n	80041da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	0c1b      	lsrs	r3, r3, #16
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b01      	cmp	r3, #1
 800419a:	d10d      	bne.n	80041b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	43da      	mvns	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4013      	ands	r3, r2
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	bf0c      	ite	eq
 80041ae:	2301      	moveq	r3, #1
 80041b0:	2300      	movne	r3, #0
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	461a      	mov	r2, r3
 80041b6:	e00c      	b.n	80041d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	43da      	mvns	r2, r3
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	4013      	ands	r3, r2
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	bf0c      	ite	eq
 80041ca:	2301      	moveq	r3, #1
 80041cc:	2300      	movne	r3, #0
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	461a      	mov	r2, r3
 80041d2:	79fb      	ldrb	r3, [r7, #7]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d0b6      	beq.n	8004146 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b084      	sub	sp, #16
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	60f8      	str	r0, [r7, #12]
 80041ea:	60b9      	str	r1, [r7, #8]
 80041ec:	607a      	str	r2, [r7, #4]
 80041ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041f0:	e051      	b.n	8004296 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004200:	d123      	bne.n	800424a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004210:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800421a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2220      	movs	r2, #32
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004236:	f043 0204 	orr.w	r2, r3, #4
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e046      	b.n	80042d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004250:	d021      	beq.n	8004296 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004252:	f7fe fd67 	bl	8002d24 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	429a      	cmp	r2, r3
 8004260:	d302      	bcc.n	8004268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d116      	bne.n	8004296 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	f043 0220 	orr.w	r2, r3, #32
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e020      	b.n	80042d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	0c1b      	lsrs	r3, r3, #16
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b01      	cmp	r3, #1
 800429e:	d10c      	bne.n	80042ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	43da      	mvns	r2, r3
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	4013      	ands	r3, r2
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	bf14      	ite	ne
 80042b2:	2301      	movne	r3, #1
 80042b4:	2300      	moveq	r3, #0
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	e00b      	b.n	80042d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	43da      	mvns	r2, r3
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	4013      	ands	r3, r2
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	bf14      	ite	ne
 80042cc:	2301      	movne	r3, #1
 80042ce:	2300      	moveq	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d18d      	bne.n	80041f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042ec:	e02d      	b.n	800434a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 f8ce 	bl	8004490 <I2C_IsAcknowledgeFailed>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e02d      	b.n	800435a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004304:	d021      	beq.n	800434a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004306:	f7fe fd0d 	bl	8002d24 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	429a      	cmp	r2, r3
 8004314:	d302      	bcc.n	800431c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d116      	bne.n	800434a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2220      	movs	r2, #32
 8004326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004336:	f043 0220 	orr.w	r2, r3, #32
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e007      	b.n	800435a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004354:	2b80      	cmp	r3, #128	@ 0x80
 8004356:	d1ca      	bne.n	80042ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b084      	sub	sp, #16
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800436e:	e02d      	b.n	80043cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 f88d 	bl	8004490 <I2C_IsAcknowledgeFailed>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e02d      	b.n	80043dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004386:	d021      	beq.n	80043cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004388:	f7fe fccc 	bl	8002d24 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	68ba      	ldr	r2, [r7, #8]
 8004394:	429a      	cmp	r2, r3
 8004396:	d302      	bcc.n	800439e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d116      	bne.n	80043cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b8:	f043 0220 	orr.w	r2, r3, #32
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e007      	b.n	80043dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	f003 0304 	and.w	r3, r3, #4
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d1ca      	bne.n	8004370 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80043f0:	e042      	b.n	8004478 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	f003 0310 	and.w	r3, r3, #16
 80043fc:	2b10      	cmp	r3, #16
 80043fe:	d119      	bne.n	8004434 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f06f 0210 	mvn.w	r2, #16
 8004408:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e029      	b.n	8004488 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004434:	f7fe fc76 	bl	8002d24 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	429a      	cmp	r2, r3
 8004442:	d302      	bcc.n	800444a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d116      	bne.n	8004478 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2220      	movs	r2, #32
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004464:	f043 0220 	orr.w	r2, r3, #32
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e007      	b.n	8004488 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004482:	2b40      	cmp	r3, #64	@ 0x40
 8004484:	d1b5      	bne.n	80043f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a6:	d11b      	bne.n	80044e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	f043 0204 	orr.w	r2, r3, #4
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e000      	b.n	80044e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
	...

080044f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e267      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d075      	beq.n	80045fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800450e:	4b88      	ldr	r3, [pc, #544]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f003 030c 	and.w	r3, r3, #12
 8004516:	2b04      	cmp	r3, #4
 8004518:	d00c      	beq.n	8004534 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800451a:	4b85      	ldr	r3, [pc, #532]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004522:	2b08      	cmp	r3, #8
 8004524:	d112      	bne.n	800454c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004526:	4b82      	ldr	r3, [pc, #520]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800452e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004532:	d10b      	bne.n	800454c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004534:	4b7e      	ldr	r3, [pc, #504]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d05b      	beq.n	80045f8 <HAL_RCC_OscConfig+0x108>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d157      	bne.n	80045f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e242      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004554:	d106      	bne.n	8004564 <HAL_RCC_OscConfig+0x74>
 8004556:	4b76      	ldr	r3, [pc, #472]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a75      	ldr	r2, [pc, #468]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800455c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	e01d      	b.n	80045a0 <HAL_RCC_OscConfig+0xb0>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800456c:	d10c      	bne.n	8004588 <HAL_RCC_OscConfig+0x98>
 800456e:	4b70      	ldr	r3, [pc, #448]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a6f      	ldr	r2, [pc, #444]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004574:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004578:	6013      	str	r3, [r2, #0]
 800457a:	4b6d      	ldr	r3, [pc, #436]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a6c      	ldr	r2, [pc, #432]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004584:	6013      	str	r3, [r2, #0]
 8004586:	e00b      	b.n	80045a0 <HAL_RCC_OscConfig+0xb0>
 8004588:	4b69      	ldr	r3, [pc, #420]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a68      	ldr	r2, [pc, #416]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800458e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004592:	6013      	str	r3, [r2, #0]
 8004594:	4b66      	ldr	r3, [pc, #408]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a65      	ldr	r2, [pc, #404]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800459a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800459e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d013      	beq.n	80045d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a8:	f7fe fbbc 	bl	8002d24 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045b0:	f7fe fbb8 	bl	8002d24 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b64      	cmp	r3, #100	@ 0x64
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e207      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d0f0      	beq.n	80045b0 <HAL_RCC_OscConfig+0xc0>
 80045ce:	e014      	b.n	80045fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d0:	f7fe fba8 	bl	8002d24 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045d8:	f7fe fba4 	bl	8002d24 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b64      	cmp	r3, #100	@ 0x64
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e1f3      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ea:	4b51      	ldr	r3, [pc, #324]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f0      	bne.n	80045d8 <HAL_RCC_OscConfig+0xe8>
 80045f6:	e000      	b.n	80045fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d063      	beq.n	80046ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004606:	4b4a      	ldr	r3, [pc, #296]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 030c 	and.w	r3, r3, #12
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00b      	beq.n	800462a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004612:	4b47      	ldr	r3, [pc, #284]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800461a:	2b08      	cmp	r3, #8
 800461c:	d11c      	bne.n	8004658 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800461e:	4b44      	ldr	r3, [pc, #272]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d116      	bne.n	8004658 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800462a:	4b41      	ldr	r3, [pc, #260]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d005      	beq.n	8004642 <HAL_RCC_OscConfig+0x152>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d001      	beq.n	8004642 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e1c7      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004642:	4b3b      	ldr	r3, [pc, #236]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	00db      	lsls	r3, r3, #3
 8004650:	4937      	ldr	r1, [pc, #220]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004652:	4313      	orrs	r3, r2
 8004654:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004656:	e03a      	b.n	80046ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d020      	beq.n	80046a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004660:	4b34      	ldr	r3, [pc, #208]	@ (8004734 <HAL_RCC_OscConfig+0x244>)
 8004662:	2201      	movs	r2, #1
 8004664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004666:	f7fe fb5d 	bl	8002d24 <HAL_GetTick>
 800466a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800466c:	e008      	b.n	8004680 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800466e:	f7fe fb59 	bl	8002d24 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b02      	cmp	r3, #2
 800467a:	d901      	bls.n	8004680 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e1a8      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004680:	4b2b      	ldr	r3, [pc, #172]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0302 	and.w	r3, r3, #2
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0f0      	beq.n	800466e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468c:	4b28      	ldr	r3, [pc, #160]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	4925      	ldr	r1, [pc, #148]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 800469c:	4313      	orrs	r3, r2
 800469e:	600b      	str	r3, [r1, #0]
 80046a0:	e015      	b.n	80046ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046a2:	4b24      	ldr	r3, [pc, #144]	@ (8004734 <HAL_RCC_OscConfig+0x244>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a8:	f7fe fb3c 	bl	8002d24 <HAL_GetTick>
 80046ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ae:	e008      	b.n	80046c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046b0:	f7fe fb38 	bl	8002d24 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e187      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1f0      	bne.n	80046b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0308 	and.w	r3, r3, #8
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d036      	beq.n	8004748 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d016      	beq.n	8004710 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046e2:	4b15      	ldr	r3, [pc, #84]	@ (8004738 <HAL_RCC_OscConfig+0x248>)
 80046e4:	2201      	movs	r2, #1
 80046e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046e8:	f7fe fb1c 	bl	8002d24 <HAL_GetTick>
 80046ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ee:	e008      	b.n	8004702 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046f0:	f7fe fb18 	bl	8002d24 <HAL_GetTick>
 80046f4:	4602      	mov	r2, r0
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d901      	bls.n	8004702 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e167      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004702:	4b0b      	ldr	r3, [pc, #44]	@ (8004730 <HAL_RCC_OscConfig+0x240>)
 8004704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004706:	f003 0302 	and.w	r3, r3, #2
 800470a:	2b00      	cmp	r3, #0
 800470c:	d0f0      	beq.n	80046f0 <HAL_RCC_OscConfig+0x200>
 800470e:	e01b      	b.n	8004748 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004710:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <HAL_RCC_OscConfig+0x248>)
 8004712:	2200      	movs	r2, #0
 8004714:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004716:	f7fe fb05 	bl	8002d24 <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800471c:	e00e      	b.n	800473c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800471e:	f7fe fb01 	bl	8002d24 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d907      	bls.n	800473c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e150      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
 8004730:	40023800 	.word	0x40023800
 8004734:	42470000 	.word	0x42470000
 8004738:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800473c:	4b88      	ldr	r3, [pc, #544]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800473e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1ea      	bne.n	800471e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	2b00      	cmp	r3, #0
 8004752:	f000 8097 	beq.w	8004884 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004756:	2300      	movs	r3, #0
 8004758:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800475a:	4b81      	ldr	r3, [pc, #516]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800475c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10f      	bne.n	8004786 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004766:	2300      	movs	r3, #0
 8004768:	60bb      	str	r3, [r7, #8]
 800476a:	4b7d      	ldr	r3, [pc, #500]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476e:	4a7c      	ldr	r2, [pc, #496]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 8004770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004774:	6413      	str	r3, [r2, #64]	@ 0x40
 8004776:	4b7a      	ldr	r3, [pc, #488]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 8004778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800477e:	60bb      	str	r3, [r7, #8]
 8004780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004782:	2301      	movs	r3, #1
 8004784:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004786:	4b77      	ldr	r3, [pc, #476]	@ (8004964 <HAL_RCC_OscConfig+0x474>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478e:	2b00      	cmp	r3, #0
 8004790:	d118      	bne.n	80047c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004792:	4b74      	ldr	r3, [pc, #464]	@ (8004964 <HAL_RCC_OscConfig+0x474>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a73      	ldr	r2, [pc, #460]	@ (8004964 <HAL_RCC_OscConfig+0x474>)
 8004798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800479c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800479e:	f7fe fac1 	bl	8002d24 <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047a6:	f7fe fabd 	bl	8002d24 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e10c      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004964 <HAL_RCC_OscConfig+0x474>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0f0      	beq.n	80047a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d106      	bne.n	80047da <HAL_RCC_OscConfig+0x2ea>
 80047cc:	4b64      	ldr	r3, [pc, #400]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80047ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d0:	4a63      	ldr	r2, [pc, #396]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80047d8:	e01c      	b.n	8004814 <HAL_RCC_OscConfig+0x324>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2b05      	cmp	r3, #5
 80047e0:	d10c      	bne.n	80047fc <HAL_RCC_OscConfig+0x30c>
 80047e2:	4b5f      	ldr	r3, [pc, #380]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80047e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e6:	4a5e      	ldr	r2, [pc, #376]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80047e8:	f043 0304 	orr.w	r3, r3, #4
 80047ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ee:	4b5c      	ldr	r3, [pc, #368]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80047f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f2:	4a5b      	ldr	r2, [pc, #364]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80047f4:	f043 0301 	orr.w	r3, r3, #1
 80047f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80047fa:	e00b      	b.n	8004814 <HAL_RCC_OscConfig+0x324>
 80047fc:	4b58      	ldr	r3, [pc, #352]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80047fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004800:	4a57      	ldr	r2, [pc, #348]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 8004802:	f023 0301 	bic.w	r3, r3, #1
 8004806:	6713      	str	r3, [r2, #112]	@ 0x70
 8004808:	4b55      	ldr	r3, [pc, #340]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800480a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480c:	4a54      	ldr	r2, [pc, #336]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800480e:	f023 0304 	bic.w	r3, r3, #4
 8004812:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d015      	beq.n	8004848 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481c:	f7fe fa82 	bl	8002d24 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004822:	e00a      	b.n	800483a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004824:	f7fe fa7e 	bl	8002d24 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004832:	4293      	cmp	r3, r2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e0cb      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800483a:	4b49      	ldr	r3, [pc, #292]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800483c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0ee      	beq.n	8004824 <HAL_RCC_OscConfig+0x334>
 8004846:	e014      	b.n	8004872 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004848:	f7fe fa6c 	bl	8002d24 <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800484e:	e00a      	b.n	8004866 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004850:	f7fe fa68 	bl	8002d24 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800485e:	4293      	cmp	r3, r2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e0b5      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004866:	4b3e      	ldr	r3, [pc, #248]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 8004868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1ee      	bne.n	8004850 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004872:	7dfb      	ldrb	r3, [r7, #23]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d105      	bne.n	8004884 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004878:	4b39      	ldr	r3, [pc, #228]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800487a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487c:	4a38      	ldr	r2, [pc, #224]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800487e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004882:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 80a1 	beq.w	80049d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800488e:	4b34      	ldr	r3, [pc, #208]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 030c 	and.w	r3, r3, #12
 8004896:	2b08      	cmp	r3, #8
 8004898:	d05c      	beq.n	8004954 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d141      	bne.n	8004926 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048a2:	4b31      	ldr	r3, [pc, #196]	@ (8004968 <HAL_RCC_OscConfig+0x478>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a8:	f7fe fa3c 	bl	8002d24 <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048b0:	f7fe fa38 	bl	8002d24 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e087      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048c2:	4b27      	ldr	r3, [pc, #156]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1f0      	bne.n	80048b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	69da      	ldr	r2, [r3, #28]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048dc:	019b      	lsls	r3, r3, #6
 80048de:	431a      	orrs	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e4:	085b      	lsrs	r3, r3, #1
 80048e6:	3b01      	subs	r3, #1
 80048e8:	041b      	lsls	r3, r3, #16
 80048ea:	431a      	orrs	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f0:	061b      	lsls	r3, r3, #24
 80048f2:	491b      	ldr	r1, [pc, #108]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004968 <HAL_RCC_OscConfig+0x478>)
 80048fa:	2201      	movs	r2, #1
 80048fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048fe:	f7fe fa11 	bl	8002d24 <HAL_GetTick>
 8004902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004906:	f7fe fa0d 	bl	8002d24 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e05c      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004918:	4b11      	ldr	r3, [pc, #68]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d0f0      	beq.n	8004906 <HAL_RCC_OscConfig+0x416>
 8004924:	e054      	b.n	80049d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004926:	4b10      	ldr	r3, [pc, #64]	@ (8004968 <HAL_RCC_OscConfig+0x478>)
 8004928:	2200      	movs	r2, #0
 800492a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492c:	f7fe f9fa 	bl	8002d24 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004934:	f7fe f9f6 	bl	8002d24 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e045      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004946:	4b06      	ldr	r3, [pc, #24]	@ (8004960 <HAL_RCC_OscConfig+0x470>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f0      	bne.n	8004934 <HAL_RCC_OscConfig+0x444>
 8004952:	e03d      	b.n	80049d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d107      	bne.n	800496c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e038      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
 8004960:	40023800 	.word	0x40023800
 8004964:	40007000 	.word	0x40007000
 8004968:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800496c:	4b1b      	ldr	r3, [pc, #108]	@ (80049dc <HAL_RCC_OscConfig+0x4ec>)
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d028      	beq.n	80049cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004984:	429a      	cmp	r2, r3
 8004986:	d121      	bne.n	80049cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004992:	429a      	cmp	r2, r3
 8004994:	d11a      	bne.n	80049cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800499c:	4013      	ands	r3, r2
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d111      	bne.n	80049cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b2:	085b      	lsrs	r3, r3, #1
 80049b4:	3b01      	subs	r3, #1
 80049b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d107      	bne.n	80049cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d001      	beq.n	80049d0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e000      	b.n	80049d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3718      	adds	r7, #24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	40023800 	.word	0x40023800

080049e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e0cc      	b.n	8004b8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049f4:	4b68      	ldr	r3, [pc, #416]	@ (8004b98 <HAL_RCC_ClockConfig+0x1b8>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d90c      	bls.n	8004a1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a02:	4b65      	ldr	r3, [pc, #404]	@ (8004b98 <HAL_RCC_ClockConfig+0x1b8>)
 8004a04:	683a      	ldr	r2, [r7, #0]
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a0a:	4b63      	ldr	r3, [pc, #396]	@ (8004b98 <HAL_RCC_ClockConfig+0x1b8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0307 	and.w	r3, r3, #7
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d001      	beq.n	8004a1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e0b8      	b.n	8004b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d020      	beq.n	8004a6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0304 	and.w	r3, r3, #4
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a34:	4b59      	ldr	r3, [pc, #356]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	4a58      	ldr	r2, [pc, #352]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004a3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0308 	and.w	r3, r3, #8
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d005      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a4c:	4b53      	ldr	r3, [pc, #332]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	4a52      	ldr	r2, [pc, #328]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004a52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a58:	4b50      	ldr	r3, [pc, #320]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	494d      	ldr	r1, [pc, #308]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d044      	beq.n	8004b00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d107      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a7e:	4b47      	ldr	r3, [pc, #284]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d119      	bne.n	8004abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e07f      	b.n	8004b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d003      	beq.n	8004a9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a9a:	2b03      	cmp	r3, #3
 8004a9c:	d107      	bne.n	8004aae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a9e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d109      	bne.n	8004abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e06f      	b.n	8004b8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aae:	4b3b      	ldr	r3, [pc, #236]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e067      	b.n	8004b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004abe:	4b37      	ldr	r3, [pc, #220]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f023 0203 	bic.w	r2, r3, #3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	4934      	ldr	r1, [pc, #208]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ad0:	f7fe f928 	bl	8002d24 <HAL_GetTick>
 8004ad4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ad6:	e00a      	b.n	8004aee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad8:	f7fe f924 	bl	8002d24 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e04f      	b.n	8004b8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aee:	4b2b      	ldr	r3, [pc, #172]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 020c 	and.w	r2, r3, #12
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d1eb      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b00:	4b25      	ldr	r3, [pc, #148]	@ (8004b98 <HAL_RCC_ClockConfig+0x1b8>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d20c      	bcs.n	8004b28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b0e:	4b22      	ldr	r3, [pc, #136]	@ (8004b98 <HAL_RCC_ClockConfig+0x1b8>)
 8004b10:	683a      	ldr	r2, [r7, #0]
 8004b12:	b2d2      	uxtb	r2, r2
 8004b14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b16:	4b20      	ldr	r3, [pc, #128]	@ (8004b98 <HAL_RCC_ClockConfig+0x1b8>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0307 	and.w	r3, r3, #7
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d001      	beq.n	8004b28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e032      	b.n	8004b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0304 	and.w	r3, r3, #4
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d008      	beq.n	8004b46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b34:	4b19      	ldr	r3, [pc, #100]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	4916      	ldr	r1, [pc, #88]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0308 	and.w	r3, r3, #8
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d009      	beq.n	8004b66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b52:	4b12      	ldr	r3, [pc, #72]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	490e      	ldr	r1, [pc, #56]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b66:	f000 f821 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b9c <HAL_RCC_ClockConfig+0x1bc>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	091b      	lsrs	r3, r3, #4
 8004b72:	f003 030f 	and.w	r3, r3, #15
 8004b76:	490a      	ldr	r1, [pc, #40]	@ (8004ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8004b78:	5ccb      	ldrb	r3, [r1, r3]
 8004b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b7e:	4a09      	ldr	r2, [pc, #36]	@ (8004ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8004b80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b82:	4b09      	ldr	r3, [pc, #36]	@ (8004ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fe f888 	bl	8002c9c <HAL_InitTick>

  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40023c00 	.word	0x40023c00
 8004b9c:	40023800 	.word	0x40023800
 8004ba0:	08009dcc 	.word	0x08009dcc
 8004ba4:	2000002c 	.word	0x2000002c
 8004ba8:	20000030 	.word	0x20000030

08004bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bb0:	b094      	sub	sp, #80	@ 0x50
 8004bb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bb8:	2300      	movs	r3, #0
 8004bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bc4:	4b79      	ldr	r3, [pc, #484]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x200>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f003 030c 	and.w	r3, r3, #12
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d00d      	beq.n	8004bec <HAL_RCC_GetSysClockFreq+0x40>
 8004bd0:	2b08      	cmp	r3, #8
 8004bd2:	f200 80e1 	bhi.w	8004d98 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d002      	beq.n	8004be0 <HAL_RCC_GetSysClockFreq+0x34>
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d003      	beq.n	8004be6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004bde:	e0db      	b.n	8004d98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004be0:	4b73      	ldr	r3, [pc, #460]	@ (8004db0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004be2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004be4:	e0db      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004be6:	4b73      	ldr	r3, [pc, #460]	@ (8004db4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004be8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bea:	e0d8      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bec:	4b6f      	ldr	r3, [pc, #444]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x200>)
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bf4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bf6:	4b6d      	ldr	r3, [pc, #436]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x200>)
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d063      	beq.n	8004cca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c02:	4b6a      	ldr	r3, [pc, #424]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x200>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	099b      	lsrs	r3, r3, #6
 8004c08:	2200      	movs	r2, #0
 8004c0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c14:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c16:	2300      	movs	r3, #0
 8004c18:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c1e:	4622      	mov	r2, r4
 8004c20:	462b      	mov	r3, r5
 8004c22:	f04f 0000 	mov.w	r0, #0
 8004c26:	f04f 0100 	mov.w	r1, #0
 8004c2a:	0159      	lsls	r1, r3, #5
 8004c2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c30:	0150      	lsls	r0, r2, #5
 8004c32:	4602      	mov	r2, r0
 8004c34:	460b      	mov	r3, r1
 8004c36:	4621      	mov	r1, r4
 8004c38:	1a51      	subs	r1, r2, r1
 8004c3a:	6139      	str	r1, [r7, #16]
 8004c3c:	4629      	mov	r1, r5
 8004c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8004c42:	617b      	str	r3, [r7, #20]
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	f04f 0300 	mov.w	r3, #0
 8004c4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c50:	4659      	mov	r1, fp
 8004c52:	018b      	lsls	r3, r1, #6
 8004c54:	4651      	mov	r1, sl
 8004c56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c5a:	4651      	mov	r1, sl
 8004c5c:	018a      	lsls	r2, r1, #6
 8004c5e:	4651      	mov	r1, sl
 8004c60:	ebb2 0801 	subs.w	r8, r2, r1
 8004c64:	4659      	mov	r1, fp
 8004c66:	eb63 0901 	sbc.w	r9, r3, r1
 8004c6a:	f04f 0200 	mov.w	r2, #0
 8004c6e:	f04f 0300 	mov.w	r3, #0
 8004c72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c7e:	4690      	mov	r8, r2
 8004c80:	4699      	mov	r9, r3
 8004c82:	4623      	mov	r3, r4
 8004c84:	eb18 0303 	adds.w	r3, r8, r3
 8004c88:	60bb      	str	r3, [r7, #8]
 8004c8a:	462b      	mov	r3, r5
 8004c8c:	eb49 0303 	adc.w	r3, r9, r3
 8004c90:	60fb      	str	r3, [r7, #12]
 8004c92:	f04f 0200 	mov.w	r2, #0
 8004c96:	f04f 0300 	mov.w	r3, #0
 8004c9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c9e:	4629      	mov	r1, r5
 8004ca0:	024b      	lsls	r3, r1, #9
 8004ca2:	4621      	mov	r1, r4
 8004ca4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ca8:	4621      	mov	r1, r4
 8004caa:	024a      	lsls	r2, r1, #9
 8004cac:	4610      	mov	r0, r2
 8004cae:	4619      	mov	r1, r3
 8004cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004cbc:	f7fb fad8 	bl	8000270 <__aeabi_uldivmod>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cc8:	e058      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cca:	4b38      	ldr	r3, [pc, #224]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x200>)
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	099b      	lsrs	r3, r3, #6
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	4611      	mov	r1, r2
 8004cd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cda:	623b      	str	r3, [r7, #32]
 8004cdc:	2300      	movs	r3, #0
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ce0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004ce4:	4642      	mov	r2, r8
 8004ce6:	464b      	mov	r3, r9
 8004ce8:	f04f 0000 	mov.w	r0, #0
 8004cec:	f04f 0100 	mov.w	r1, #0
 8004cf0:	0159      	lsls	r1, r3, #5
 8004cf2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cf6:	0150      	lsls	r0, r2, #5
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	4641      	mov	r1, r8
 8004cfe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d02:	4649      	mov	r1, r9
 8004d04:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	f04f 0300 	mov.w	r3, #0
 8004d10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d1c:	ebb2 040a 	subs.w	r4, r2, sl
 8004d20:	eb63 050b 	sbc.w	r5, r3, fp
 8004d24:	f04f 0200 	mov.w	r2, #0
 8004d28:	f04f 0300 	mov.w	r3, #0
 8004d2c:	00eb      	lsls	r3, r5, #3
 8004d2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d32:	00e2      	lsls	r2, r4, #3
 8004d34:	4614      	mov	r4, r2
 8004d36:	461d      	mov	r5, r3
 8004d38:	4643      	mov	r3, r8
 8004d3a:	18e3      	adds	r3, r4, r3
 8004d3c:	603b      	str	r3, [r7, #0]
 8004d3e:	464b      	mov	r3, r9
 8004d40:	eb45 0303 	adc.w	r3, r5, r3
 8004d44:	607b      	str	r3, [r7, #4]
 8004d46:	f04f 0200 	mov.w	r2, #0
 8004d4a:	f04f 0300 	mov.w	r3, #0
 8004d4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d52:	4629      	mov	r1, r5
 8004d54:	028b      	lsls	r3, r1, #10
 8004d56:	4621      	mov	r1, r4
 8004d58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d5c:	4621      	mov	r1, r4
 8004d5e:	028a      	lsls	r2, r1, #10
 8004d60:	4610      	mov	r0, r2
 8004d62:	4619      	mov	r1, r3
 8004d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d66:	2200      	movs	r2, #0
 8004d68:	61bb      	str	r3, [r7, #24]
 8004d6a:	61fa      	str	r2, [r7, #28]
 8004d6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d70:	f7fb fa7e 	bl	8000270 <__aeabi_uldivmod>
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	4613      	mov	r3, r2
 8004d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <HAL_RCC_GetSysClockFreq+0x200>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	0c1b      	lsrs	r3, r3, #16
 8004d82:	f003 0303 	and.w	r3, r3, #3
 8004d86:	3301      	adds	r3, #1
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004d8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d96:	e002      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d98:	4b05      	ldr	r3, [pc, #20]	@ (8004db0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3750      	adds	r7, #80	@ 0x50
 8004da4:	46bd      	mov	sp, r7
 8004da6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004daa:	bf00      	nop
 8004dac:	40023800 	.word	0x40023800
 8004db0:	00f42400 	.word	0x00f42400
 8004db4:	007a1200 	.word	0x007a1200

08004db8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dbc:	4b03      	ldr	r3, [pc, #12]	@ (8004dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	2000002c 	.word	0x2000002c

08004dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004dd4:	f7ff fff0 	bl	8004db8 <HAL_RCC_GetHCLKFreq>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	4b05      	ldr	r3, [pc, #20]	@ (8004df0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	0a9b      	lsrs	r3, r3, #10
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	4903      	ldr	r1, [pc, #12]	@ (8004df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004de6:	5ccb      	ldrb	r3, [r1, r3]
 8004de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	40023800 	.word	0x40023800
 8004df4:	08009ddc 	.word	0x08009ddc

08004df8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d101      	bne.n	8004e0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e07b      	b.n	8004f02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d108      	bne.n	8004e24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e1a:	d009      	beq.n	8004e30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	61da      	str	r2, [r3, #28]
 8004e22:	e005      	b.n	8004e30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d106      	bne.n	8004e50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f7fd fd36 	bl	80028bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	431a      	orrs	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ea0:	431a      	orrs	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	69db      	ldr	r3, [r3, #28]
 8004ea6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb4:	ea42 0103 	orr.w	r1, r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ebc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	0c1b      	lsrs	r3, r3, #16
 8004ece:	f003 0104 	and.w	r1, r3, #4
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed6:	f003 0210 	and.w	r2, r3, #16
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	69da      	ldr	r2, [r3, #28]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ef0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b088      	sub	sp, #32
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	60f8      	str	r0, [r7, #12]
 8004f12:	60b9      	str	r1, [r7, #8]
 8004f14:	603b      	str	r3, [r7, #0]
 8004f16:	4613      	mov	r3, r2
 8004f18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_SPI_Transmit+0x22>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	e126      	b.n	800517a <HAL_SPI_Transmit+0x270>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f34:	f7fd fef6 	bl	8002d24 <HAL_GetTick>
 8004f38:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004f3a:	88fb      	ldrh	r3, [r7, #6]
 8004f3c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d002      	beq.n	8004f50 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f4e:	e10b      	b.n	8005168 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d002      	beq.n	8004f5c <HAL_SPI_Transmit+0x52>
 8004f56:	88fb      	ldrh	r3, [r7, #6]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d102      	bne.n	8004f62 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f60:	e102      	b.n	8005168 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2203      	movs	r2, #3
 8004f66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	88fa      	ldrh	r2, [r7, #6]
 8004f7a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	88fa      	ldrh	r2, [r7, #6]
 8004f80:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fa8:	d10f      	bne.n	8004fca <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fc8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd4:	2b40      	cmp	r3, #64	@ 0x40
 8004fd6:	d007      	beq.n	8004fe8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fe6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ff0:	d14b      	bne.n	800508a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d002      	beq.n	8005000 <HAL_SPI_Transmit+0xf6>
 8004ffa:	8afb      	ldrh	r3, [r7, #22]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d13e      	bne.n	800507e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005004:	881a      	ldrh	r2, [r3, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005010:	1c9a      	adds	r2, r3, #2
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800501a:	b29b      	uxth	r3, r3
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005024:	e02b      	b.n	800507e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b02      	cmp	r3, #2
 8005032:	d112      	bne.n	800505a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005038:	881a      	ldrh	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005044:	1c9a      	adds	r2, r3, #2
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800504e:	b29b      	uxth	r3, r3
 8005050:	3b01      	subs	r3, #1
 8005052:	b29a      	uxth	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005058:	e011      	b.n	800507e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800505a:	f7fd fe63 	bl	8002d24 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	429a      	cmp	r2, r3
 8005068:	d803      	bhi.n	8005072 <HAL_SPI_Transmit+0x168>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005070:	d102      	bne.n	8005078 <HAL_SPI_Transmit+0x16e>
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d102      	bne.n	800507e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800507c:	e074      	b.n	8005168 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005082:	b29b      	uxth	r3, r3
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1ce      	bne.n	8005026 <HAL_SPI_Transmit+0x11c>
 8005088:	e04c      	b.n	8005124 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d002      	beq.n	8005098 <HAL_SPI_Transmit+0x18e>
 8005092:	8afb      	ldrh	r3, [r7, #22]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d140      	bne.n	800511a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	330c      	adds	r3, #12
 80050a2:	7812      	ldrb	r2, [r2, #0]
 80050a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80050be:	e02c      	b.n	800511a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d113      	bne.n	80050f6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	330c      	adds	r3, #12
 80050d8:	7812      	ldrb	r2, [r2, #0]
 80050da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e0:	1c5a      	adds	r2, r3, #1
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80050f4:	e011      	b.n	800511a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050f6:	f7fd fe15 	bl	8002d24 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	683a      	ldr	r2, [r7, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d803      	bhi.n	800510e <HAL_SPI_Transmit+0x204>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510c:	d102      	bne.n	8005114 <HAL_SPI_Transmit+0x20a>
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d102      	bne.n	800511a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005118:	e026      	b.n	8005168 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800511e:	b29b      	uxth	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d1cd      	bne.n	80050c0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005124:	69ba      	ldr	r2, [r7, #24]
 8005126:	6839      	ldr	r1, [r7, #0]
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f000 fbcb 	bl	80058c4 <SPI_EndRxTxTransaction>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2220      	movs	r2, #32
 8005138:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10a      	bne.n	8005158 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005142:	2300      	movs	r3, #0
 8005144:	613b      	str	r3, [r7, #16]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	613b      	str	r3, [r7, #16]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	613b      	str	r3, [r7, #16]
 8005156:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	77fb      	strb	r3, [r7, #31]
 8005164:	e000      	b.n	8005168 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005166:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005178:	7ffb      	ldrb	r3, [r7, #31]
}
 800517a:	4618      	mov	r0, r3
 800517c:	3720      	adds	r7, #32
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b088      	sub	sp, #32
 8005186:	af02      	add	r7, sp, #8
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	603b      	str	r3, [r7, #0]
 800518e:	4613      	mov	r3, r2
 8005190:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800519e:	d112      	bne.n	80051c6 <HAL_SPI_Receive+0x44>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10e      	bne.n	80051c6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2204      	movs	r2, #4
 80051ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80051b0:	88fa      	ldrh	r2, [r7, #6]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	4613      	mov	r3, r2
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	68b9      	ldr	r1, [r7, #8]
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	f000 f8f1 	bl	80053a4 <HAL_SPI_TransmitReceive>
 80051c2:	4603      	mov	r3, r0
 80051c4:	e0ea      	b.n	800539c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d101      	bne.n	80051d4 <HAL_SPI_Receive+0x52>
 80051d0:	2302      	movs	r3, #2
 80051d2:	e0e3      	b.n	800539c <HAL_SPI_Receive+0x21a>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051dc:	f7fd fda2 	bl	8002d24 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d002      	beq.n	80051f4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80051ee:	2302      	movs	r3, #2
 80051f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80051f2:	e0ca      	b.n	800538a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <HAL_SPI_Receive+0x7e>
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d102      	bne.n	8005206 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005204:	e0c1      	b.n	800538a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2204      	movs	r2, #4
 800520a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	88fa      	ldrh	r2, [r7, #6]
 800521e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	88fa      	ldrh	r2, [r7, #6]
 8005224:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800524c:	d10f      	bne.n	800526e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800525c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800526c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005278:	2b40      	cmp	r3, #64	@ 0x40
 800527a:	d007      	beq.n	800528c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800528a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d162      	bne.n	800535a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005294:	e02e      	b.n	80052f4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d115      	bne.n	80052d0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f103 020c 	add.w	r2, r3, #12
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b0:	7812      	ldrb	r2, [r2, #0]
 80052b2:	b2d2      	uxtb	r2, r2
 80052b4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ba:	1c5a      	adds	r2, r3, #1
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	3b01      	subs	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052ce:	e011      	b.n	80052f4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052d0:	f7fd fd28 	bl	8002d24 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	683a      	ldr	r2, [r7, #0]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d803      	bhi.n	80052e8 <HAL_SPI_Receive+0x166>
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e6:	d102      	bne.n	80052ee <HAL_SPI_Receive+0x16c>
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d102      	bne.n	80052f4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80052f2:	e04a      	b.n	800538a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1cb      	bne.n	8005296 <HAL_SPI_Receive+0x114>
 80052fe:	e031      	b.n	8005364 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b01      	cmp	r3, #1
 800530c:	d113      	bne.n	8005336 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68da      	ldr	r2, [r3, #12]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005318:	b292      	uxth	r2, r2
 800531a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005320:	1c9a      	adds	r2, r3, #2
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800532a:	b29b      	uxth	r3, r3
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005334:	e011      	b.n	800535a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005336:	f7fd fcf5 	bl	8002d24 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d803      	bhi.n	800534e <HAL_SPI_Receive+0x1cc>
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534c:	d102      	bne.n	8005354 <HAL_SPI_Receive+0x1d2>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d102      	bne.n	800535a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005358:	e017      	b.n	800538a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800535e:	b29b      	uxth	r3, r3
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1cd      	bne.n	8005300 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	6839      	ldr	r1, [r7, #0]
 8005368:	68f8      	ldr	r0, [r7, #12]
 800536a:	f000 fa45 	bl	80057f8 <SPI_EndRxTransaction>
 800536e:	4603      	mov	r3, r0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2220      	movs	r2, #32
 8005378:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800537e:	2b00      	cmp	r3, #0
 8005380:	d002      	beq.n	8005388 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	75fb      	strb	r3, [r7, #23]
 8005386:	e000      	b.n	800538a <HAL_SPI_Receive+0x208>
  }

error :
 8005388:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800539a:	7dfb      	ldrb	r3, [r7, #23]
}
 800539c:	4618      	mov	r0, r3
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b08c      	sub	sp, #48	@ 0x30
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
 80053b0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80053b2:	2301      	movs	r3, #1
 80053b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80053b6:	2300      	movs	r3, #0
 80053b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d101      	bne.n	80053ca <HAL_SPI_TransmitReceive+0x26>
 80053c6:	2302      	movs	r3, #2
 80053c8:	e18a      	b.n	80056e0 <HAL_SPI_TransmitReceive+0x33c>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053d2:	f7fd fca7 	bl	8002d24 <HAL_GetTick>
 80053d6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80053e8:	887b      	ldrh	r3, [r7, #2]
 80053ea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80053ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d00f      	beq.n	8005414 <HAL_SPI_TransmitReceive+0x70>
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053fa:	d107      	bne.n	800540c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d103      	bne.n	800540c <HAL_SPI_TransmitReceive+0x68>
 8005404:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005408:	2b04      	cmp	r3, #4
 800540a:	d003      	beq.n	8005414 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800540c:	2302      	movs	r3, #2
 800540e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005412:	e15b      	b.n	80056cc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <HAL_SPI_TransmitReceive+0x82>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <HAL_SPI_TransmitReceive+0x82>
 8005420:	887b      	ldrh	r3, [r7, #2]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d103      	bne.n	800542e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800542c:	e14e      	b.n	80056cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b04      	cmp	r3, #4
 8005438:	d003      	beq.n	8005442 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2205      	movs	r2, #5
 800543e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	887a      	ldrh	r2, [r7, #2]
 8005452:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	887a      	ldrh	r2, [r7, #2]
 8005458:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	887a      	ldrh	r2, [r7, #2]
 8005464:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	887a      	ldrh	r2, [r7, #2]
 800546a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005482:	2b40      	cmp	r3, #64	@ 0x40
 8005484:	d007      	beq.n	8005496 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005494:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800549e:	d178      	bne.n	8005592 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d002      	beq.n	80054ae <HAL_SPI_TransmitReceive+0x10a>
 80054a8:	8b7b      	ldrh	r3, [r7, #26]
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d166      	bne.n	800557c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b2:	881a      	ldrh	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054be:	1c9a      	adds	r2, r3, #2
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054d2:	e053      	b.n	800557c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d11b      	bne.n	800551a <HAL_SPI_TransmitReceive+0x176>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d016      	beq.n	800551a <HAL_SPI_TransmitReceive+0x176>
 80054ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d113      	bne.n	800551a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f6:	881a      	ldrh	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005502:	1c9a      	adds	r2, r3, #2
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800550c:	b29b      	uxth	r3, r3
 800550e:	3b01      	subs	r3, #1
 8005510:	b29a      	uxth	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005516:	2300      	movs	r3, #0
 8005518:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b01      	cmp	r3, #1
 8005526:	d119      	bne.n	800555c <HAL_SPI_TransmitReceive+0x1b8>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800552c:	b29b      	uxth	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d014      	beq.n	800555c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553c:	b292      	uxth	r2, r2
 800553e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005544:	1c9a      	adds	r2, r3, #2
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800554e:	b29b      	uxth	r3, r3
 8005550:	3b01      	subs	r3, #1
 8005552:	b29a      	uxth	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005558:	2301      	movs	r3, #1
 800555a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800555c:	f7fd fbe2 	bl	8002d24 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005568:	429a      	cmp	r2, r3
 800556a:	d807      	bhi.n	800557c <HAL_SPI_TransmitReceive+0x1d8>
 800556c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005572:	d003      	beq.n	800557c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800557a:	e0a7      	b.n	80056cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005580:	b29b      	uxth	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1a6      	bne.n	80054d4 <HAL_SPI_TransmitReceive+0x130>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800558a:	b29b      	uxth	r3, r3
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1a1      	bne.n	80054d4 <HAL_SPI_TransmitReceive+0x130>
 8005590:	e07c      	b.n	800568c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d002      	beq.n	80055a0 <HAL_SPI_TransmitReceive+0x1fc>
 800559a:	8b7b      	ldrh	r3, [r7, #26]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d16b      	bne.n	8005678 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	330c      	adds	r3, #12
 80055aa:	7812      	ldrb	r2, [r2, #0]
 80055ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b2:	1c5a      	adds	r2, r3, #1
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055c6:	e057      	b.n	8005678 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d11c      	bne.n	8005610 <HAL_SPI_TransmitReceive+0x26c>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055da:	b29b      	uxth	r3, r3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d017      	beq.n	8005610 <HAL_SPI_TransmitReceive+0x26c>
 80055e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d114      	bne.n	8005610 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	330c      	adds	r3, #12
 80055f0:	7812      	ldrb	r2, [r2, #0]
 80055f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005602:	b29b      	uxth	r3, r3
 8005604:	3b01      	subs	r3, #1
 8005606:	b29a      	uxth	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800560c:	2300      	movs	r3, #0
 800560e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b01      	cmp	r3, #1
 800561c:	d119      	bne.n	8005652 <HAL_SPI_TransmitReceive+0x2ae>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d014      	beq.n	8005652 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005632:	b2d2      	uxtb	r2, r2
 8005634:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563a:	1c5a      	adds	r2, r3, #1
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005644:	b29b      	uxth	r3, r3
 8005646:	3b01      	subs	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800564e:	2301      	movs	r3, #1
 8005650:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005652:	f7fd fb67 	bl	8002d24 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800565e:	429a      	cmp	r2, r3
 8005660:	d803      	bhi.n	800566a <HAL_SPI_TransmitReceive+0x2c6>
 8005662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005668:	d102      	bne.n	8005670 <HAL_SPI_TransmitReceive+0x2cc>
 800566a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566c:	2b00      	cmp	r3, #0
 800566e:	d103      	bne.n	8005678 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8005676:	e029      	b.n	80056cc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800567c:	b29b      	uxth	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1a2      	bne.n	80055c8 <HAL_SPI_TransmitReceive+0x224>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005686:	b29b      	uxth	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	d19d      	bne.n	80055c8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800568c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800568e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 f917 	bl	80058c4 <SPI_EndRxTxTransaction>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d006      	beq.n	80056aa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2220      	movs	r2, #32
 80056a6:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80056a8:	e010      	b.n	80056cc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10b      	bne.n	80056ca <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056b2:	2300      	movs	r3, #0
 80056b4:	617b      	str	r3, [r7, #20]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	617b      	str	r3, [r7, #20]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	617b      	str	r3, [r7, #20]
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	e000      	b.n	80056cc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80056ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80056dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3730      	adds	r7, #48	@ 0x30
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	603b      	str	r3, [r7, #0]
 80056f4:	4613      	mov	r3, r2
 80056f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056f8:	f7fd fb14 	bl	8002d24 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005700:	1a9b      	subs	r3, r3, r2
 8005702:	683a      	ldr	r2, [r7, #0]
 8005704:	4413      	add	r3, r2
 8005706:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005708:	f7fd fb0c 	bl	8002d24 <HAL_GetTick>
 800570c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800570e:	4b39      	ldr	r3, [pc, #228]	@ (80057f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	015b      	lsls	r3, r3, #5
 8005714:	0d1b      	lsrs	r3, r3, #20
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	fb02 f303 	mul.w	r3, r2, r3
 800571c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800571e:	e054      	b.n	80057ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005726:	d050      	beq.n	80057ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005728:	f7fd fafc 	bl	8002d24 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	69fa      	ldr	r2, [r7, #28]
 8005734:	429a      	cmp	r2, r3
 8005736:	d902      	bls.n	800573e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d13d      	bne.n	80057ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800574c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005756:	d111      	bne.n	800577c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005760:	d004      	beq.n	800576c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800576a:	d107      	bne.n	800577c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800577a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005780:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005784:	d10f      	bne.n	80057a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005794:	601a      	str	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e017      	b.n	80057ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d101      	bne.n	80057c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	3b01      	subs	r3, #1
 80057c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	689a      	ldr	r2, [r3, #8]
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	4013      	ands	r3, r2
 80057d4:	68ba      	ldr	r2, [r7, #8]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	bf0c      	ite	eq
 80057da:	2301      	moveq	r3, #1
 80057dc:	2300      	movne	r3, #0
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	461a      	mov	r2, r3
 80057e2:	79fb      	ldrb	r3, [r7, #7]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d19b      	bne.n	8005720 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3720      	adds	r7, #32
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	2000002c 	.word	0x2000002c

080057f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af02      	add	r7, sp, #8
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800580c:	d111      	bne.n	8005832 <SPI_EndRxTransaction+0x3a>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005816:	d004      	beq.n	8005822 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005820:	d107      	bne.n	8005832 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005830:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800583a:	d12a      	bne.n	8005892 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005844:	d012      	beq.n	800586c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2200      	movs	r2, #0
 800584e:	2180      	movs	r1, #128	@ 0x80
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f7ff ff49 	bl	80056e8 <SPI_WaitFlagStateUntilTimeout>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d02d      	beq.n	80058b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005860:	f043 0220 	orr.w	r2, r3, #32
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e026      	b.n	80058ba <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2200      	movs	r2, #0
 8005874:	2101      	movs	r1, #1
 8005876:	68f8      	ldr	r0, [r7, #12]
 8005878:	f7ff ff36 	bl	80056e8 <SPI_WaitFlagStateUntilTimeout>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d01a      	beq.n	80058b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005886:	f043 0220 	orr.w	r2, r3, #32
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e013      	b.n	80058ba <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	2200      	movs	r2, #0
 800589a:	2101      	movs	r1, #1
 800589c:	68f8      	ldr	r0, [r7, #12]
 800589e:	f7ff ff23 	bl	80056e8 <SPI_WaitFlagStateUntilTimeout>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d007      	beq.n	80058b8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ac:	f043 0220 	orr.w	r2, r3, #32
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e000      	b.n	80058ba <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3710      	adds	r7, #16
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
	...

080058c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b088      	sub	sp, #32
 80058c8:	af02      	add	r7, sp, #8
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80058d0:	4b1b      	ldr	r3, [pc, #108]	@ (8005940 <SPI_EndRxTxTransaction+0x7c>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005944 <SPI_EndRxTxTransaction+0x80>)
 80058d6:	fba2 2303 	umull	r2, r3, r2, r3
 80058da:	0d5b      	lsrs	r3, r3, #21
 80058dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80058e0:	fb02 f303 	mul.w	r3, r2, r3
 80058e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058ee:	d112      	bne.n	8005916 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	2200      	movs	r2, #0
 80058f8:	2180      	movs	r1, #128	@ 0x80
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f7ff fef4 	bl	80056e8 <SPI_WaitFlagStateUntilTimeout>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d016      	beq.n	8005934 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800590a:	f043 0220 	orr.w	r2, r3, #32
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e00f      	b.n	8005936 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	3b01      	subs	r3, #1
 8005920:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800592c:	2b80      	cmp	r3, #128	@ 0x80
 800592e:	d0f2      	beq.n	8005916 <SPI_EndRxTxTransaction+0x52>
 8005930:	e000      	b.n	8005934 <SPI_EndRxTxTransaction+0x70>
        break;
 8005932:	bf00      	nop
  }

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3718      	adds	r7, #24
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	2000002c 	.word	0x2000002c
 8005944:	165e9f81 	.word	0x165e9f81

08005948 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005948:	b580      	push	{r7, lr}
 800594a:	b084      	sub	sp, #16
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d101      	bne.n	800595e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e034      	b.n	80059c8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d106      	bne.n	8005978 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f7fb ffdc 	bl	8001930 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	3308      	adds	r3, #8
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f000 fca6 	bl	80062d4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6818      	ldr	r0, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	461a      	mov	r2, r3
 8005992:	68b9      	ldr	r1, [r7, #8]
 8005994:	f000 fcf0 	bl	8006378 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6858      	ldr	r0, [r3, #4]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	689a      	ldr	r2, [r3, #8]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059a4:	6879      	ldr	r1, [r7, #4]
 80059a6:	f000 fd25 	bl	80063f4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	6892      	ldr	r2, [r2, #8]
 80059b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	6892      	ldr	r2, [r2, #8]
 80059be:	f041 0101 	orr.w	r1, r1, #1
 80059c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3710      	adds	r7, #16
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e041      	b.n	8005a66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d106      	bne.n	80059fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f7fd f89e 	bl	8002b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2202      	movs	r2, #2
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	3304      	adds	r3, #4
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4610      	mov	r0, r2
 8005a10:	f000 fa96 	bl	8005f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d001      	beq.n	8005a88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e04e      	b.n	8005b26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f042 0201 	orr.w	r2, r2, #1
 8005a9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a23      	ldr	r2, [pc, #140]	@ (8005b34 <HAL_TIM_Base_Start_IT+0xc4>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d022      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x80>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ab2:	d01d      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x80>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8005b38 <HAL_TIM_Base_Start_IT+0xc8>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d018      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x80>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a1e      	ldr	r2, [pc, #120]	@ (8005b3c <HAL_TIM_Base_Start_IT+0xcc>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d013      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x80>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a1c      	ldr	r2, [pc, #112]	@ (8005b40 <HAL_TIM_Base_Start_IT+0xd0>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00e      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x80>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a1b      	ldr	r2, [pc, #108]	@ (8005b44 <HAL_TIM_Base_Start_IT+0xd4>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d009      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x80>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a19      	ldr	r2, [pc, #100]	@ (8005b48 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d004      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x80>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a18      	ldr	r2, [pc, #96]	@ (8005b4c <HAL_TIM_Base_Start_IT+0xdc>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d111      	bne.n	8005b14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b06      	cmp	r3, #6
 8005b00:	d010      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f042 0201 	orr.w	r2, r2, #1
 8005b10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b12:	e007      	b.n	8005b24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0201 	orr.w	r2, r2, #1
 8005b22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3714      	adds	r7, #20
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	40010000 	.word	0x40010000
 8005b38:	40000400 	.word	0x40000400
 8005b3c:	40000800 	.word	0x40000800
 8005b40:	40000c00 	.word	0x40000c00
 8005b44:	40010400 	.word	0x40010400
 8005b48:	40014000 	.word	0x40014000
 8005b4c:	40001800 	.word	0x40001800

08005b50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f003 0302 	and.w	r3, r3, #2
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	d122      	bne.n	8005bac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d11b      	bne.n	8005bac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f06f 0202 	mvn.w	r2, #2
 8005b7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	f003 0303 	and.w	r3, r3, #3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f9b5 	bl	8005f02 <HAL_TIM_IC_CaptureCallback>
 8005b98:	e005      	b.n	8005ba6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f9a7 	bl	8005eee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f9b8 	bl	8005f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	f003 0304 	and.w	r3, r3, #4
 8005bb6:	2b04      	cmp	r3, #4
 8005bb8:	d122      	bne.n	8005c00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f003 0304 	and.w	r3, r3, #4
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	d11b      	bne.n	8005c00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f06f 0204 	mvn.w	r2, #4
 8005bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2202      	movs	r2, #2
 8005bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f98b 	bl	8005f02 <HAL_TIM_IC_CaptureCallback>
 8005bec:	e005      	b.n	8005bfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f97d 	bl	8005eee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f98e 	bl	8005f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	f003 0308 	and.w	r3, r3, #8
 8005c0a:	2b08      	cmp	r3, #8
 8005c0c:	d122      	bne.n	8005c54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	f003 0308 	and.w	r3, r3, #8
 8005c18:	2b08      	cmp	r3, #8
 8005c1a:	d11b      	bne.n	8005c54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f06f 0208 	mvn.w	r2, #8
 8005c24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2204      	movs	r2, #4
 8005c2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	f003 0303 	and.w	r3, r3, #3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 f961 	bl	8005f02 <HAL_TIM_IC_CaptureCallback>
 8005c40:	e005      	b.n	8005c4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 f953 	bl	8005eee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f964 	bl	8005f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	f003 0310 	and.w	r3, r3, #16
 8005c5e:	2b10      	cmp	r3, #16
 8005c60:	d122      	bne.n	8005ca8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	f003 0310 	and.w	r3, r3, #16
 8005c6c:	2b10      	cmp	r3, #16
 8005c6e:	d11b      	bne.n	8005ca8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f06f 0210 	mvn.w	r2, #16
 8005c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2208      	movs	r2, #8
 8005c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f937 	bl	8005f02 <HAL_TIM_IC_CaptureCallback>
 8005c94:	e005      	b.n	8005ca2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f929 	bl	8005eee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f000 f93a 	bl	8005f16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d10e      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d107      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f06f 0201 	mvn.w	r2, #1
 8005ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f7fc fd94 	bl	80027fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cde:	2b80      	cmp	r3, #128	@ 0x80
 8005ce0:	d10e      	bne.n	8005d00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cec:	2b80      	cmp	r3, #128	@ 0x80
 8005cee:	d107      	bne.n	8005d00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 fae0 	bl	80062c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0a:	2b40      	cmp	r3, #64	@ 0x40
 8005d0c:	d10e      	bne.n	8005d2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d18:	2b40      	cmp	r3, #64	@ 0x40
 8005d1a:	d107      	bne.n	8005d2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f8ff 	bl	8005f2a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	f003 0320 	and.w	r3, r3, #32
 8005d36:	2b20      	cmp	r3, #32
 8005d38:	d10e      	bne.n	8005d58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	f003 0320 	and.w	r3, r3, #32
 8005d44:	2b20      	cmp	r3, #32
 8005d46:	d107      	bne.n	8005d58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f06f 0220 	mvn.w	r2, #32
 8005d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 faaa 	bl	80062ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d58:	bf00      	nop
 8005d5a:	3708      	adds	r7, #8
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d101      	bne.n	8005d7c <HAL_TIM_ConfigClockSource+0x1c>
 8005d78:	2302      	movs	r3, #2
 8005d7a:	e0b4      	b.n	8005ee6 <HAL_TIM_ConfigClockSource+0x186>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2202      	movs	r2, #2
 8005d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005da2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005db4:	d03e      	beq.n	8005e34 <HAL_TIM_ConfigClockSource+0xd4>
 8005db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dba:	f200 8087 	bhi.w	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005dbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dc2:	f000 8086 	beq.w	8005ed2 <HAL_TIM_ConfigClockSource+0x172>
 8005dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dca:	d87f      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005dcc:	2b70      	cmp	r3, #112	@ 0x70
 8005dce:	d01a      	beq.n	8005e06 <HAL_TIM_ConfigClockSource+0xa6>
 8005dd0:	2b70      	cmp	r3, #112	@ 0x70
 8005dd2:	d87b      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005dd4:	2b60      	cmp	r3, #96	@ 0x60
 8005dd6:	d050      	beq.n	8005e7a <HAL_TIM_ConfigClockSource+0x11a>
 8005dd8:	2b60      	cmp	r3, #96	@ 0x60
 8005dda:	d877      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005ddc:	2b50      	cmp	r3, #80	@ 0x50
 8005dde:	d03c      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0xfa>
 8005de0:	2b50      	cmp	r3, #80	@ 0x50
 8005de2:	d873      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005de4:	2b40      	cmp	r3, #64	@ 0x40
 8005de6:	d058      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x13a>
 8005de8:	2b40      	cmp	r3, #64	@ 0x40
 8005dea:	d86f      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005dec:	2b30      	cmp	r3, #48	@ 0x30
 8005dee:	d064      	beq.n	8005eba <HAL_TIM_ConfigClockSource+0x15a>
 8005df0:	2b30      	cmp	r3, #48	@ 0x30
 8005df2:	d86b      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005df4:	2b20      	cmp	r3, #32
 8005df6:	d060      	beq.n	8005eba <HAL_TIM_ConfigClockSource+0x15a>
 8005df8:	2b20      	cmp	r3, #32
 8005dfa:	d867      	bhi.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d05c      	beq.n	8005eba <HAL_TIM_ConfigClockSource+0x15a>
 8005e00:	2b10      	cmp	r3, #16
 8005e02:	d05a      	beq.n	8005eba <HAL_TIM_ConfigClockSource+0x15a>
 8005e04:	e062      	b.n	8005ecc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6818      	ldr	r0, [r3, #0]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	6899      	ldr	r1, [r3, #8]
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685a      	ldr	r2, [r3, #4]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f000 f9ad 	bl	8006174 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	609a      	str	r2, [r3, #8]
      break;
 8005e32:	e04f      	b.n	8005ed4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6818      	ldr	r0, [r3, #0]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	6899      	ldr	r1, [r3, #8]
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685a      	ldr	r2, [r3, #4]
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	f000 f996 	bl	8006174 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	689a      	ldr	r2, [r3, #8]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e56:	609a      	str	r2, [r3, #8]
      break;
 8005e58:	e03c      	b.n	8005ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6818      	ldr	r0, [r3, #0]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	6859      	ldr	r1, [r3, #4]
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	461a      	mov	r2, r3
 8005e68:	f000 f90a 	bl	8006080 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2150      	movs	r1, #80	@ 0x50
 8005e72:	4618      	mov	r0, r3
 8005e74:	f000 f963 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 8005e78:	e02c      	b.n	8005ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6818      	ldr	r0, [r3, #0]
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6859      	ldr	r1, [r3, #4]
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	461a      	mov	r2, r3
 8005e88:	f000 f929 	bl	80060de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2160      	movs	r1, #96	@ 0x60
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 f953 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 8005e98:	e01c      	b.n	8005ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6818      	ldr	r0, [r3, #0]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	6859      	ldr	r1, [r3, #4]
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	f000 f8ea 	bl	8006080 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2140      	movs	r1, #64	@ 0x40
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f000 f943 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 8005eb8:	e00c      	b.n	8005ed4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4610      	mov	r0, r2
 8005ec6:	f000 f93a 	bl	800613e <TIM_ITRx_SetConfig>
      break;
 8005eca:	e003      	b.n	8005ed4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	73fb      	strb	r3, [r7, #15]
      break;
 8005ed0:	e000      	b.n	8005ed4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ed2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eee:	b480      	push	{r7}
 8005ef0:	b083      	sub	sp, #12
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ef6:	bf00      	nop
 8005ef8:	370c      	adds	r7, #12
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr

08005f02 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b083      	sub	sp, #12
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b083      	sub	sp, #12
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f32:	bf00      	nop
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
	...

08005f40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a40      	ldr	r2, [pc, #256]	@ (8006054 <TIM_Base_SetConfig+0x114>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d013      	beq.n	8005f80 <TIM_Base_SetConfig+0x40>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f5e:	d00f      	beq.n	8005f80 <TIM_Base_SetConfig+0x40>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a3d      	ldr	r2, [pc, #244]	@ (8006058 <TIM_Base_SetConfig+0x118>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d00b      	beq.n	8005f80 <TIM_Base_SetConfig+0x40>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a3c      	ldr	r2, [pc, #240]	@ (800605c <TIM_Base_SetConfig+0x11c>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d007      	beq.n	8005f80 <TIM_Base_SetConfig+0x40>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a3b      	ldr	r2, [pc, #236]	@ (8006060 <TIM_Base_SetConfig+0x120>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d003      	beq.n	8005f80 <TIM_Base_SetConfig+0x40>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a3a      	ldr	r2, [pc, #232]	@ (8006064 <TIM_Base_SetConfig+0x124>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d108      	bne.n	8005f92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a2f      	ldr	r2, [pc, #188]	@ (8006054 <TIM_Base_SetConfig+0x114>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d02b      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fa0:	d027      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8006058 <TIM_Base_SetConfig+0x118>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d023      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a2b      	ldr	r2, [pc, #172]	@ (800605c <TIM_Base_SetConfig+0x11c>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d01f      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a2a      	ldr	r2, [pc, #168]	@ (8006060 <TIM_Base_SetConfig+0x120>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d01b      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a29      	ldr	r2, [pc, #164]	@ (8006064 <TIM_Base_SetConfig+0x124>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d017      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a28      	ldr	r2, [pc, #160]	@ (8006068 <TIM_Base_SetConfig+0x128>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d013      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a27      	ldr	r2, [pc, #156]	@ (800606c <TIM_Base_SetConfig+0x12c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d00f      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a26      	ldr	r2, [pc, #152]	@ (8006070 <TIM_Base_SetConfig+0x130>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d00b      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a25      	ldr	r2, [pc, #148]	@ (8006074 <TIM_Base_SetConfig+0x134>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d007      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a24      	ldr	r2, [pc, #144]	@ (8006078 <TIM_Base_SetConfig+0x138>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d003      	beq.n	8005ff2 <TIM_Base_SetConfig+0xb2>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a23      	ldr	r2, [pc, #140]	@ (800607c <TIM_Base_SetConfig+0x13c>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d108      	bne.n	8006004 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4313      	orrs	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a0a      	ldr	r2, [pc, #40]	@ (8006054 <TIM_Base_SetConfig+0x114>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d003      	beq.n	8006038 <TIM_Base_SetConfig+0xf8>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a0c      	ldr	r2, [pc, #48]	@ (8006064 <TIM_Base_SetConfig+0x124>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d103      	bne.n	8006040 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	691a      	ldr	r2, [r3, #16]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	615a      	str	r2, [r3, #20]
}
 8006046:	bf00      	nop
 8006048:	3714      	adds	r7, #20
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	40010000 	.word	0x40010000
 8006058:	40000400 	.word	0x40000400
 800605c:	40000800 	.word	0x40000800
 8006060:	40000c00 	.word	0x40000c00
 8006064:	40010400 	.word	0x40010400
 8006068:	40014000 	.word	0x40014000
 800606c:	40014400 	.word	0x40014400
 8006070:	40014800 	.word	0x40014800
 8006074:	40001800 	.word	0x40001800
 8006078:	40001c00 	.word	0x40001c00
 800607c:	40002000 	.word	0x40002000

08006080 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	f023 0201 	bic.w	r2, r3, #1
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	f023 030a 	bic.w	r3, r3, #10
 80060bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	621a      	str	r2, [r3, #32]
}
 80060d2:	bf00      	nop
 80060d4:	371c      	adds	r7, #28
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr

080060de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060de:	b480      	push	{r7}
 80060e0:	b087      	sub	sp, #28
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	60f8      	str	r0, [r7, #12]
 80060e6:	60b9      	str	r1, [r7, #8]
 80060e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	f023 0210 	bic.w	r2, r3, #16
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006108:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	031b      	lsls	r3, r3, #12
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	4313      	orrs	r3, r2
 8006112:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800611a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	011b      	lsls	r3, r3, #4
 8006120:	693a      	ldr	r2, [r7, #16]
 8006122:	4313      	orrs	r3, r2
 8006124:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	621a      	str	r2, [r3, #32]
}
 8006132:	bf00      	nop
 8006134:	371c      	adds	r7, #28
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800613e:	b480      	push	{r7}
 8006140:	b085      	sub	sp, #20
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006154:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	f043 0307 	orr.w	r3, r3, #7
 8006160:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	609a      	str	r2, [r3, #8]
}
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800618e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	021a      	lsls	r2, r3, #8
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	431a      	orrs	r2, r3
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	4313      	orrs	r3, r2
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	4313      	orrs	r3, r2
 80061a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	697a      	ldr	r2, [r7, #20]
 80061a6:	609a      	str	r2, [r3, #8]
}
 80061a8:	bf00      	nop
 80061aa:	371c      	adds	r7, #28
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d101      	bne.n	80061cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061c8:	2302      	movs	r3, #2
 80061ca:	e05a      	b.n	8006282 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a21      	ldr	r2, [pc, #132]	@ (8006290 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d022      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006218:	d01d      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a1d      	ldr	r2, [pc, #116]	@ (8006294 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d018      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a1b      	ldr	r2, [pc, #108]	@ (8006298 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d013      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a1a      	ldr	r2, [pc, #104]	@ (800629c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d00e      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a18      	ldr	r2, [pc, #96]	@ (80062a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d009      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a17      	ldr	r2, [pc, #92]	@ (80062a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d004      	beq.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a15      	ldr	r2, [pc, #84]	@ (80062a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d10c      	bne.n	8006270 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800625c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	4313      	orrs	r3, r2
 8006266:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40010000 	.word	0x40010000
 8006294:	40000400 	.word	0x40000400
 8006298:	40000800 	.word	0x40000800
 800629c:	40000c00 	.word	0x40000c00
 80062a0:	40010400 	.word	0x40010400
 80062a4:	40014000 	.word	0x40014000
 80062a8:	40001800 	.word	0x40001800

080062ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80062de:	2300      	movs	r3, #0
 80062e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062ec:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	4b20      	ldr	r3, [pc, #128]	@ (8006374 <FSMC_NORSRAM_Init+0xa0>)
 80062f2:	4013      	ands	r3, r2
 80062f4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80062fe:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8006304:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800630a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8006310:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8006316:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800631c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8006322:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8006328:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 800632e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8006334:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 800633a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8006340:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	4313      	orrs	r3, r2
 8006346:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	2b08      	cmp	r3, #8
 800634e:	d103      	bne.n	8006358 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006356:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	68f9      	ldr	r1, [r7, #12]
 8006360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3714      	adds	r7, #20
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	fff00080 	.word	0xfff00080

08006378 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006378:	b480      	push	{r7}
 800637a:	b087      	sub	sp, #28
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8006384:	2300      	movs	r3, #0
 8006386:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	1c5a      	adds	r2, r3, #1
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006392:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800639a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80063a6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80063ae:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80063b6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	3b01      	subs	r3, #1
 80063be:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80063c0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	3b02      	subs	r3, #2
 80063c8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80063ca:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80063d0:	4313      	orrs	r3, r2
 80063d2:	697a      	ldr	r2, [r7, #20]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	1c5a      	adds	r2, r3, #1
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6979      	ldr	r1, [r7, #20]
 80063e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	371c      	adds	r7, #28
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr
	...

080063f4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b087      	sub	sp, #28
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
 8006400:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8006402:	2300      	movs	r3, #0
 8006404:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800640c:	d122      	bne.n	8006454 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006416:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8006418:	697a      	ldr	r2, [r7, #20]
 800641a:	4b15      	ldr	r3, [pc, #84]	@ (8006470 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800641c:	4013      	ands	r3, r2
 800641e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800642a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8006432:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800643a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006440:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	4313      	orrs	r3, r2
 8006446:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	6979      	ldr	r1, [r7, #20]
 800644e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006452:	e005      	b.n	8006460 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800645c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8006460:	2300      	movs	r3, #0
}
 8006462:	4618      	mov	r0, r3
 8006464:	371c      	adds	r7, #28
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	cff00000 	.word	0xcff00000

08006474 <siprintf>:
 8006474:	b40e      	push	{r1, r2, r3}
 8006476:	b510      	push	{r4, lr}
 8006478:	b09d      	sub	sp, #116	@ 0x74
 800647a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800647c:	9002      	str	r0, [sp, #8]
 800647e:	9006      	str	r0, [sp, #24]
 8006480:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006484:	480a      	ldr	r0, [pc, #40]	@ (80064b0 <siprintf+0x3c>)
 8006486:	9107      	str	r1, [sp, #28]
 8006488:	9104      	str	r1, [sp, #16]
 800648a:	490a      	ldr	r1, [pc, #40]	@ (80064b4 <siprintf+0x40>)
 800648c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006490:	9105      	str	r1, [sp, #20]
 8006492:	2400      	movs	r4, #0
 8006494:	a902      	add	r1, sp, #8
 8006496:	6800      	ldr	r0, [r0, #0]
 8006498:	9301      	str	r3, [sp, #4]
 800649a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800649c:	f000 f994 	bl	80067c8 <_svfiprintf_r>
 80064a0:	9b02      	ldr	r3, [sp, #8]
 80064a2:	701c      	strb	r4, [r3, #0]
 80064a4:	b01d      	add	sp, #116	@ 0x74
 80064a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064aa:	b003      	add	sp, #12
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	20000038 	.word	0x20000038
 80064b4:	ffff0208 	.word	0xffff0208

080064b8 <memset>:
 80064b8:	4402      	add	r2, r0
 80064ba:	4603      	mov	r3, r0
 80064bc:	4293      	cmp	r3, r2
 80064be:	d100      	bne.n	80064c2 <memset+0xa>
 80064c0:	4770      	bx	lr
 80064c2:	f803 1b01 	strb.w	r1, [r3], #1
 80064c6:	e7f9      	b.n	80064bc <memset+0x4>

080064c8 <__errno>:
 80064c8:	4b01      	ldr	r3, [pc, #4]	@ (80064d0 <__errno+0x8>)
 80064ca:	6818      	ldr	r0, [r3, #0]
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop
 80064d0:	20000038 	.word	0x20000038

080064d4 <__libc_init_array>:
 80064d4:	b570      	push	{r4, r5, r6, lr}
 80064d6:	4d0d      	ldr	r5, [pc, #52]	@ (800650c <__libc_init_array+0x38>)
 80064d8:	4c0d      	ldr	r4, [pc, #52]	@ (8006510 <__libc_init_array+0x3c>)
 80064da:	1b64      	subs	r4, r4, r5
 80064dc:	10a4      	asrs	r4, r4, #2
 80064de:	2600      	movs	r6, #0
 80064e0:	42a6      	cmp	r6, r4
 80064e2:	d109      	bne.n	80064f8 <__libc_init_array+0x24>
 80064e4:	4d0b      	ldr	r5, [pc, #44]	@ (8006514 <__libc_init_array+0x40>)
 80064e6:	4c0c      	ldr	r4, [pc, #48]	@ (8006518 <__libc_init_array+0x44>)
 80064e8:	f000 fc64 	bl	8006db4 <_init>
 80064ec:	1b64      	subs	r4, r4, r5
 80064ee:	10a4      	asrs	r4, r4, #2
 80064f0:	2600      	movs	r6, #0
 80064f2:	42a6      	cmp	r6, r4
 80064f4:	d105      	bne.n	8006502 <__libc_init_array+0x2e>
 80064f6:	bd70      	pop	{r4, r5, r6, pc}
 80064f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064fc:	4798      	blx	r3
 80064fe:	3601      	adds	r6, #1
 8006500:	e7ee      	b.n	80064e0 <__libc_init_array+0xc>
 8006502:	f855 3b04 	ldr.w	r3, [r5], #4
 8006506:	4798      	blx	r3
 8006508:	3601      	adds	r6, #1
 800650a:	e7f2      	b.n	80064f2 <__libc_init_array+0x1e>
 800650c:	08009e20 	.word	0x08009e20
 8006510:	08009e20 	.word	0x08009e20
 8006514:	08009e20 	.word	0x08009e20
 8006518:	08009e24 	.word	0x08009e24

0800651c <__retarget_lock_acquire_recursive>:
 800651c:	4770      	bx	lr

0800651e <__retarget_lock_release_recursive>:
 800651e:	4770      	bx	lr

08006520 <_free_r>:
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	4605      	mov	r5, r0
 8006524:	2900      	cmp	r1, #0
 8006526:	d041      	beq.n	80065ac <_free_r+0x8c>
 8006528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800652c:	1f0c      	subs	r4, r1, #4
 800652e:	2b00      	cmp	r3, #0
 8006530:	bfb8      	it	lt
 8006532:	18e4      	addlt	r4, r4, r3
 8006534:	f000 f8e0 	bl	80066f8 <__malloc_lock>
 8006538:	4a1d      	ldr	r2, [pc, #116]	@ (80065b0 <_free_r+0x90>)
 800653a:	6813      	ldr	r3, [r2, #0]
 800653c:	b933      	cbnz	r3, 800654c <_free_r+0x2c>
 800653e:	6063      	str	r3, [r4, #4]
 8006540:	6014      	str	r4, [r2, #0]
 8006542:	4628      	mov	r0, r5
 8006544:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006548:	f000 b8dc 	b.w	8006704 <__malloc_unlock>
 800654c:	42a3      	cmp	r3, r4
 800654e:	d908      	bls.n	8006562 <_free_r+0x42>
 8006550:	6820      	ldr	r0, [r4, #0]
 8006552:	1821      	adds	r1, r4, r0
 8006554:	428b      	cmp	r3, r1
 8006556:	bf01      	itttt	eq
 8006558:	6819      	ldreq	r1, [r3, #0]
 800655a:	685b      	ldreq	r3, [r3, #4]
 800655c:	1809      	addeq	r1, r1, r0
 800655e:	6021      	streq	r1, [r4, #0]
 8006560:	e7ed      	b.n	800653e <_free_r+0x1e>
 8006562:	461a      	mov	r2, r3
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	b10b      	cbz	r3, 800656c <_free_r+0x4c>
 8006568:	42a3      	cmp	r3, r4
 800656a:	d9fa      	bls.n	8006562 <_free_r+0x42>
 800656c:	6811      	ldr	r1, [r2, #0]
 800656e:	1850      	adds	r0, r2, r1
 8006570:	42a0      	cmp	r0, r4
 8006572:	d10b      	bne.n	800658c <_free_r+0x6c>
 8006574:	6820      	ldr	r0, [r4, #0]
 8006576:	4401      	add	r1, r0
 8006578:	1850      	adds	r0, r2, r1
 800657a:	4283      	cmp	r3, r0
 800657c:	6011      	str	r1, [r2, #0]
 800657e:	d1e0      	bne.n	8006542 <_free_r+0x22>
 8006580:	6818      	ldr	r0, [r3, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	6053      	str	r3, [r2, #4]
 8006586:	4408      	add	r0, r1
 8006588:	6010      	str	r0, [r2, #0]
 800658a:	e7da      	b.n	8006542 <_free_r+0x22>
 800658c:	d902      	bls.n	8006594 <_free_r+0x74>
 800658e:	230c      	movs	r3, #12
 8006590:	602b      	str	r3, [r5, #0]
 8006592:	e7d6      	b.n	8006542 <_free_r+0x22>
 8006594:	6820      	ldr	r0, [r4, #0]
 8006596:	1821      	adds	r1, r4, r0
 8006598:	428b      	cmp	r3, r1
 800659a:	bf04      	itt	eq
 800659c:	6819      	ldreq	r1, [r3, #0]
 800659e:	685b      	ldreq	r3, [r3, #4]
 80065a0:	6063      	str	r3, [r4, #4]
 80065a2:	bf04      	itt	eq
 80065a4:	1809      	addeq	r1, r1, r0
 80065a6:	6021      	streq	r1, [r4, #0]
 80065a8:	6054      	str	r4, [r2, #4]
 80065aa:	e7ca      	b.n	8006542 <_free_r+0x22>
 80065ac:	bd38      	pop	{r3, r4, r5, pc}
 80065ae:	bf00      	nop
 80065b0:	20000394 	.word	0x20000394

080065b4 <sbrk_aligned>:
 80065b4:	b570      	push	{r4, r5, r6, lr}
 80065b6:	4e0f      	ldr	r6, [pc, #60]	@ (80065f4 <sbrk_aligned+0x40>)
 80065b8:	460c      	mov	r4, r1
 80065ba:	6831      	ldr	r1, [r6, #0]
 80065bc:	4605      	mov	r5, r0
 80065be:	b911      	cbnz	r1, 80065c6 <sbrk_aligned+0x12>
 80065c0:	f000 fba4 	bl	8006d0c <_sbrk_r>
 80065c4:	6030      	str	r0, [r6, #0]
 80065c6:	4621      	mov	r1, r4
 80065c8:	4628      	mov	r0, r5
 80065ca:	f000 fb9f 	bl	8006d0c <_sbrk_r>
 80065ce:	1c43      	adds	r3, r0, #1
 80065d0:	d103      	bne.n	80065da <sbrk_aligned+0x26>
 80065d2:	f04f 34ff 	mov.w	r4, #4294967295
 80065d6:	4620      	mov	r0, r4
 80065d8:	bd70      	pop	{r4, r5, r6, pc}
 80065da:	1cc4      	adds	r4, r0, #3
 80065dc:	f024 0403 	bic.w	r4, r4, #3
 80065e0:	42a0      	cmp	r0, r4
 80065e2:	d0f8      	beq.n	80065d6 <sbrk_aligned+0x22>
 80065e4:	1a21      	subs	r1, r4, r0
 80065e6:	4628      	mov	r0, r5
 80065e8:	f000 fb90 	bl	8006d0c <_sbrk_r>
 80065ec:	3001      	adds	r0, #1
 80065ee:	d1f2      	bne.n	80065d6 <sbrk_aligned+0x22>
 80065f0:	e7ef      	b.n	80065d2 <sbrk_aligned+0x1e>
 80065f2:	bf00      	nop
 80065f4:	20000390 	.word	0x20000390

080065f8 <_malloc_r>:
 80065f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065fc:	1ccd      	adds	r5, r1, #3
 80065fe:	f025 0503 	bic.w	r5, r5, #3
 8006602:	3508      	adds	r5, #8
 8006604:	2d0c      	cmp	r5, #12
 8006606:	bf38      	it	cc
 8006608:	250c      	movcc	r5, #12
 800660a:	2d00      	cmp	r5, #0
 800660c:	4606      	mov	r6, r0
 800660e:	db01      	blt.n	8006614 <_malloc_r+0x1c>
 8006610:	42a9      	cmp	r1, r5
 8006612:	d904      	bls.n	800661e <_malloc_r+0x26>
 8006614:	230c      	movs	r3, #12
 8006616:	6033      	str	r3, [r6, #0]
 8006618:	2000      	movs	r0, #0
 800661a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800661e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066f4 <_malloc_r+0xfc>
 8006622:	f000 f869 	bl	80066f8 <__malloc_lock>
 8006626:	f8d8 3000 	ldr.w	r3, [r8]
 800662a:	461c      	mov	r4, r3
 800662c:	bb44      	cbnz	r4, 8006680 <_malloc_r+0x88>
 800662e:	4629      	mov	r1, r5
 8006630:	4630      	mov	r0, r6
 8006632:	f7ff ffbf 	bl	80065b4 <sbrk_aligned>
 8006636:	1c43      	adds	r3, r0, #1
 8006638:	4604      	mov	r4, r0
 800663a:	d158      	bne.n	80066ee <_malloc_r+0xf6>
 800663c:	f8d8 4000 	ldr.w	r4, [r8]
 8006640:	4627      	mov	r7, r4
 8006642:	2f00      	cmp	r7, #0
 8006644:	d143      	bne.n	80066ce <_malloc_r+0xd6>
 8006646:	2c00      	cmp	r4, #0
 8006648:	d04b      	beq.n	80066e2 <_malloc_r+0xea>
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	4639      	mov	r1, r7
 800664e:	4630      	mov	r0, r6
 8006650:	eb04 0903 	add.w	r9, r4, r3
 8006654:	f000 fb5a 	bl	8006d0c <_sbrk_r>
 8006658:	4581      	cmp	r9, r0
 800665a:	d142      	bne.n	80066e2 <_malloc_r+0xea>
 800665c:	6821      	ldr	r1, [r4, #0]
 800665e:	1a6d      	subs	r5, r5, r1
 8006660:	4629      	mov	r1, r5
 8006662:	4630      	mov	r0, r6
 8006664:	f7ff ffa6 	bl	80065b4 <sbrk_aligned>
 8006668:	3001      	adds	r0, #1
 800666a:	d03a      	beq.n	80066e2 <_malloc_r+0xea>
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	442b      	add	r3, r5
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	f8d8 3000 	ldr.w	r3, [r8]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	bb62      	cbnz	r2, 80066d4 <_malloc_r+0xdc>
 800667a:	f8c8 7000 	str.w	r7, [r8]
 800667e:	e00f      	b.n	80066a0 <_malloc_r+0xa8>
 8006680:	6822      	ldr	r2, [r4, #0]
 8006682:	1b52      	subs	r2, r2, r5
 8006684:	d420      	bmi.n	80066c8 <_malloc_r+0xd0>
 8006686:	2a0b      	cmp	r2, #11
 8006688:	d917      	bls.n	80066ba <_malloc_r+0xc2>
 800668a:	1961      	adds	r1, r4, r5
 800668c:	42a3      	cmp	r3, r4
 800668e:	6025      	str	r5, [r4, #0]
 8006690:	bf18      	it	ne
 8006692:	6059      	strne	r1, [r3, #4]
 8006694:	6863      	ldr	r3, [r4, #4]
 8006696:	bf08      	it	eq
 8006698:	f8c8 1000 	streq.w	r1, [r8]
 800669c:	5162      	str	r2, [r4, r5]
 800669e:	604b      	str	r3, [r1, #4]
 80066a0:	4630      	mov	r0, r6
 80066a2:	f000 f82f 	bl	8006704 <__malloc_unlock>
 80066a6:	f104 000b 	add.w	r0, r4, #11
 80066aa:	1d23      	adds	r3, r4, #4
 80066ac:	f020 0007 	bic.w	r0, r0, #7
 80066b0:	1ac2      	subs	r2, r0, r3
 80066b2:	bf1c      	itt	ne
 80066b4:	1a1b      	subne	r3, r3, r0
 80066b6:	50a3      	strne	r3, [r4, r2]
 80066b8:	e7af      	b.n	800661a <_malloc_r+0x22>
 80066ba:	6862      	ldr	r2, [r4, #4]
 80066bc:	42a3      	cmp	r3, r4
 80066be:	bf0c      	ite	eq
 80066c0:	f8c8 2000 	streq.w	r2, [r8]
 80066c4:	605a      	strne	r2, [r3, #4]
 80066c6:	e7eb      	b.n	80066a0 <_malloc_r+0xa8>
 80066c8:	4623      	mov	r3, r4
 80066ca:	6864      	ldr	r4, [r4, #4]
 80066cc:	e7ae      	b.n	800662c <_malloc_r+0x34>
 80066ce:	463c      	mov	r4, r7
 80066d0:	687f      	ldr	r7, [r7, #4]
 80066d2:	e7b6      	b.n	8006642 <_malloc_r+0x4a>
 80066d4:	461a      	mov	r2, r3
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	42a3      	cmp	r3, r4
 80066da:	d1fb      	bne.n	80066d4 <_malloc_r+0xdc>
 80066dc:	2300      	movs	r3, #0
 80066de:	6053      	str	r3, [r2, #4]
 80066e0:	e7de      	b.n	80066a0 <_malloc_r+0xa8>
 80066e2:	230c      	movs	r3, #12
 80066e4:	6033      	str	r3, [r6, #0]
 80066e6:	4630      	mov	r0, r6
 80066e8:	f000 f80c 	bl	8006704 <__malloc_unlock>
 80066ec:	e794      	b.n	8006618 <_malloc_r+0x20>
 80066ee:	6005      	str	r5, [r0, #0]
 80066f0:	e7d6      	b.n	80066a0 <_malloc_r+0xa8>
 80066f2:	bf00      	nop
 80066f4:	20000394 	.word	0x20000394

080066f8 <__malloc_lock>:
 80066f8:	4801      	ldr	r0, [pc, #4]	@ (8006700 <__malloc_lock+0x8>)
 80066fa:	f7ff bf0f 	b.w	800651c <__retarget_lock_acquire_recursive>
 80066fe:	bf00      	nop
 8006700:	2000038c 	.word	0x2000038c

08006704 <__malloc_unlock>:
 8006704:	4801      	ldr	r0, [pc, #4]	@ (800670c <__malloc_unlock+0x8>)
 8006706:	f7ff bf0a 	b.w	800651e <__retarget_lock_release_recursive>
 800670a:	bf00      	nop
 800670c:	2000038c 	.word	0x2000038c

08006710 <__ssputs_r>:
 8006710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006714:	688e      	ldr	r6, [r1, #8]
 8006716:	461f      	mov	r7, r3
 8006718:	42be      	cmp	r6, r7
 800671a:	680b      	ldr	r3, [r1, #0]
 800671c:	4682      	mov	sl, r0
 800671e:	460c      	mov	r4, r1
 8006720:	4690      	mov	r8, r2
 8006722:	d82d      	bhi.n	8006780 <__ssputs_r+0x70>
 8006724:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006728:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800672c:	d026      	beq.n	800677c <__ssputs_r+0x6c>
 800672e:	6965      	ldr	r5, [r4, #20]
 8006730:	6909      	ldr	r1, [r1, #16]
 8006732:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006736:	eba3 0901 	sub.w	r9, r3, r1
 800673a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800673e:	1c7b      	adds	r3, r7, #1
 8006740:	444b      	add	r3, r9
 8006742:	106d      	asrs	r5, r5, #1
 8006744:	429d      	cmp	r5, r3
 8006746:	bf38      	it	cc
 8006748:	461d      	movcc	r5, r3
 800674a:	0553      	lsls	r3, r2, #21
 800674c:	d527      	bpl.n	800679e <__ssputs_r+0x8e>
 800674e:	4629      	mov	r1, r5
 8006750:	f7ff ff52 	bl	80065f8 <_malloc_r>
 8006754:	4606      	mov	r6, r0
 8006756:	b360      	cbz	r0, 80067b2 <__ssputs_r+0xa2>
 8006758:	6921      	ldr	r1, [r4, #16]
 800675a:	464a      	mov	r2, r9
 800675c:	f000 fae6 	bl	8006d2c <memcpy>
 8006760:	89a3      	ldrh	r3, [r4, #12]
 8006762:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800676a:	81a3      	strh	r3, [r4, #12]
 800676c:	6126      	str	r6, [r4, #16]
 800676e:	6165      	str	r5, [r4, #20]
 8006770:	444e      	add	r6, r9
 8006772:	eba5 0509 	sub.w	r5, r5, r9
 8006776:	6026      	str	r6, [r4, #0]
 8006778:	60a5      	str	r5, [r4, #8]
 800677a:	463e      	mov	r6, r7
 800677c:	42be      	cmp	r6, r7
 800677e:	d900      	bls.n	8006782 <__ssputs_r+0x72>
 8006780:	463e      	mov	r6, r7
 8006782:	6820      	ldr	r0, [r4, #0]
 8006784:	4632      	mov	r2, r6
 8006786:	4641      	mov	r1, r8
 8006788:	f000 faa6 	bl	8006cd8 <memmove>
 800678c:	68a3      	ldr	r3, [r4, #8]
 800678e:	1b9b      	subs	r3, r3, r6
 8006790:	60a3      	str	r3, [r4, #8]
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	4433      	add	r3, r6
 8006796:	6023      	str	r3, [r4, #0]
 8006798:	2000      	movs	r0, #0
 800679a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800679e:	462a      	mov	r2, r5
 80067a0:	f000 fad2 	bl	8006d48 <_realloc_r>
 80067a4:	4606      	mov	r6, r0
 80067a6:	2800      	cmp	r0, #0
 80067a8:	d1e0      	bne.n	800676c <__ssputs_r+0x5c>
 80067aa:	6921      	ldr	r1, [r4, #16]
 80067ac:	4650      	mov	r0, sl
 80067ae:	f7ff feb7 	bl	8006520 <_free_r>
 80067b2:	230c      	movs	r3, #12
 80067b4:	f8ca 3000 	str.w	r3, [sl]
 80067b8:	89a3      	ldrh	r3, [r4, #12]
 80067ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067be:	81a3      	strh	r3, [r4, #12]
 80067c0:	f04f 30ff 	mov.w	r0, #4294967295
 80067c4:	e7e9      	b.n	800679a <__ssputs_r+0x8a>
	...

080067c8 <_svfiprintf_r>:
 80067c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067cc:	4698      	mov	r8, r3
 80067ce:	898b      	ldrh	r3, [r1, #12]
 80067d0:	061b      	lsls	r3, r3, #24
 80067d2:	b09d      	sub	sp, #116	@ 0x74
 80067d4:	4607      	mov	r7, r0
 80067d6:	460d      	mov	r5, r1
 80067d8:	4614      	mov	r4, r2
 80067da:	d510      	bpl.n	80067fe <_svfiprintf_r+0x36>
 80067dc:	690b      	ldr	r3, [r1, #16]
 80067de:	b973      	cbnz	r3, 80067fe <_svfiprintf_r+0x36>
 80067e0:	2140      	movs	r1, #64	@ 0x40
 80067e2:	f7ff ff09 	bl	80065f8 <_malloc_r>
 80067e6:	6028      	str	r0, [r5, #0]
 80067e8:	6128      	str	r0, [r5, #16]
 80067ea:	b930      	cbnz	r0, 80067fa <_svfiprintf_r+0x32>
 80067ec:	230c      	movs	r3, #12
 80067ee:	603b      	str	r3, [r7, #0]
 80067f0:	f04f 30ff 	mov.w	r0, #4294967295
 80067f4:	b01d      	add	sp, #116	@ 0x74
 80067f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fa:	2340      	movs	r3, #64	@ 0x40
 80067fc:	616b      	str	r3, [r5, #20]
 80067fe:	2300      	movs	r3, #0
 8006800:	9309      	str	r3, [sp, #36]	@ 0x24
 8006802:	2320      	movs	r3, #32
 8006804:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006808:	f8cd 800c 	str.w	r8, [sp, #12]
 800680c:	2330      	movs	r3, #48	@ 0x30
 800680e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80069ac <_svfiprintf_r+0x1e4>
 8006812:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006816:	f04f 0901 	mov.w	r9, #1
 800681a:	4623      	mov	r3, r4
 800681c:	469a      	mov	sl, r3
 800681e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006822:	b10a      	cbz	r2, 8006828 <_svfiprintf_r+0x60>
 8006824:	2a25      	cmp	r2, #37	@ 0x25
 8006826:	d1f9      	bne.n	800681c <_svfiprintf_r+0x54>
 8006828:	ebba 0b04 	subs.w	fp, sl, r4
 800682c:	d00b      	beq.n	8006846 <_svfiprintf_r+0x7e>
 800682e:	465b      	mov	r3, fp
 8006830:	4622      	mov	r2, r4
 8006832:	4629      	mov	r1, r5
 8006834:	4638      	mov	r0, r7
 8006836:	f7ff ff6b 	bl	8006710 <__ssputs_r>
 800683a:	3001      	adds	r0, #1
 800683c:	f000 80a7 	beq.w	800698e <_svfiprintf_r+0x1c6>
 8006840:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006842:	445a      	add	r2, fp
 8006844:	9209      	str	r2, [sp, #36]	@ 0x24
 8006846:	f89a 3000 	ldrb.w	r3, [sl]
 800684a:	2b00      	cmp	r3, #0
 800684c:	f000 809f 	beq.w	800698e <_svfiprintf_r+0x1c6>
 8006850:	2300      	movs	r3, #0
 8006852:	f04f 32ff 	mov.w	r2, #4294967295
 8006856:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800685a:	f10a 0a01 	add.w	sl, sl, #1
 800685e:	9304      	str	r3, [sp, #16]
 8006860:	9307      	str	r3, [sp, #28]
 8006862:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006866:	931a      	str	r3, [sp, #104]	@ 0x68
 8006868:	4654      	mov	r4, sl
 800686a:	2205      	movs	r2, #5
 800686c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006870:	484e      	ldr	r0, [pc, #312]	@ (80069ac <_svfiprintf_r+0x1e4>)
 8006872:	f7f9 fcad 	bl	80001d0 <memchr>
 8006876:	9a04      	ldr	r2, [sp, #16]
 8006878:	b9d8      	cbnz	r0, 80068b2 <_svfiprintf_r+0xea>
 800687a:	06d0      	lsls	r0, r2, #27
 800687c:	bf44      	itt	mi
 800687e:	2320      	movmi	r3, #32
 8006880:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006884:	0711      	lsls	r1, r2, #28
 8006886:	bf44      	itt	mi
 8006888:	232b      	movmi	r3, #43	@ 0x2b
 800688a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800688e:	f89a 3000 	ldrb.w	r3, [sl]
 8006892:	2b2a      	cmp	r3, #42	@ 0x2a
 8006894:	d015      	beq.n	80068c2 <_svfiprintf_r+0xfa>
 8006896:	9a07      	ldr	r2, [sp, #28]
 8006898:	4654      	mov	r4, sl
 800689a:	2000      	movs	r0, #0
 800689c:	f04f 0c0a 	mov.w	ip, #10
 80068a0:	4621      	mov	r1, r4
 80068a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068a6:	3b30      	subs	r3, #48	@ 0x30
 80068a8:	2b09      	cmp	r3, #9
 80068aa:	d94b      	bls.n	8006944 <_svfiprintf_r+0x17c>
 80068ac:	b1b0      	cbz	r0, 80068dc <_svfiprintf_r+0x114>
 80068ae:	9207      	str	r2, [sp, #28]
 80068b0:	e014      	b.n	80068dc <_svfiprintf_r+0x114>
 80068b2:	eba0 0308 	sub.w	r3, r0, r8
 80068b6:	fa09 f303 	lsl.w	r3, r9, r3
 80068ba:	4313      	orrs	r3, r2
 80068bc:	9304      	str	r3, [sp, #16]
 80068be:	46a2      	mov	sl, r4
 80068c0:	e7d2      	b.n	8006868 <_svfiprintf_r+0xa0>
 80068c2:	9b03      	ldr	r3, [sp, #12]
 80068c4:	1d19      	adds	r1, r3, #4
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	9103      	str	r1, [sp, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	bfbb      	ittet	lt
 80068ce:	425b      	neglt	r3, r3
 80068d0:	f042 0202 	orrlt.w	r2, r2, #2
 80068d4:	9307      	strge	r3, [sp, #28]
 80068d6:	9307      	strlt	r3, [sp, #28]
 80068d8:	bfb8      	it	lt
 80068da:	9204      	strlt	r2, [sp, #16]
 80068dc:	7823      	ldrb	r3, [r4, #0]
 80068de:	2b2e      	cmp	r3, #46	@ 0x2e
 80068e0:	d10a      	bne.n	80068f8 <_svfiprintf_r+0x130>
 80068e2:	7863      	ldrb	r3, [r4, #1]
 80068e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068e6:	d132      	bne.n	800694e <_svfiprintf_r+0x186>
 80068e8:	9b03      	ldr	r3, [sp, #12]
 80068ea:	1d1a      	adds	r2, r3, #4
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	9203      	str	r2, [sp, #12]
 80068f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068f4:	3402      	adds	r4, #2
 80068f6:	9305      	str	r3, [sp, #20]
 80068f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80069bc <_svfiprintf_r+0x1f4>
 80068fc:	7821      	ldrb	r1, [r4, #0]
 80068fe:	2203      	movs	r2, #3
 8006900:	4650      	mov	r0, sl
 8006902:	f7f9 fc65 	bl	80001d0 <memchr>
 8006906:	b138      	cbz	r0, 8006918 <_svfiprintf_r+0x150>
 8006908:	9b04      	ldr	r3, [sp, #16]
 800690a:	eba0 000a 	sub.w	r0, r0, sl
 800690e:	2240      	movs	r2, #64	@ 0x40
 8006910:	4082      	lsls	r2, r0
 8006912:	4313      	orrs	r3, r2
 8006914:	3401      	adds	r4, #1
 8006916:	9304      	str	r3, [sp, #16]
 8006918:	f814 1b01 	ldrb.w	r1, [r4], #1
 800691c:	4824      	ldr	r0, [pc, #144]	@ (80069b0 <_svfiprintf_r+0x1e8>)
 800691e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006922:	2206      	movs	r2, #6
 8006924:	f7f9 fc54 	bl	80001d0 <memchr>
 8006928:	2800      	cmp	r0, #0
 800692a:	d036      	beq.n	800699a <_svfiprintf_r+0x1d2>
 800692c:	4b21      	ldr	r3, [pc, #132]	@ (80069b4 <_svfiprintf_r+0x1ec>)
 800692e:	bb1b      	cbnz	r3, 8006978 <_svfiprintf_r+0x1b0>
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	3307      	adds	r3, #7
 8006934:	f023 0307 	bic.w	r3, r3, #7
 8006938:	3308      	adds	r3, #8
 800693a:	9303      	str	r3, [sp, #12]
 800693c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800693e:	4433      	add	r3, r6
 8006940:	9309      	str	r3, [sp, #36]	@ 0x24
 8006942:	e76a      	b.n	800681a <_svfiprintf_r+0x52>
 8006944:	fb0c 3202 	mla	r2, ip, r2, r3
 8006948:	460c      	mov	r4, r1
 800694a:	2001      	movs	r0, #1
 800694c:	e7a8      	b.n	80068a0 <_svfiprintf_r+0xd8>
 800694e:	2300      	movs	r3, #0
 8006950:	3401      	adds	r4, #1
 8006952:	9305      	str	r3, [sp, #20]
 8006954:	4619      	mov	r1, r3
 8006956:	f04f 0c0a 	mov.w	ip, #10
 800695a:	4620      	mov	r0, r4
 800695c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006960:	3a30      	subs	r2, #48	@ 0x30
 8006962:	2a09      	cmp	r2, #9
 8006964:	d903      	bls.n	800696e <_svfiprintf_r+0x1a6>
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0c6      	beq.n	80068f8 <_svfiprintf_r+0x130>
 800696a:	9105      	str	r1, [sp, #20]
 800696c:	e7c4      	b.n	80068f8 <_svfiprintf_r+0x130>
 800696e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006972:	4604      	mov	r4, r0
 8006974:	2301      	movs	r3, #1
 8006976:	e7f0      	b.n	800695a <_svfiprintf_r+0x192>
 8006978:	ab03      	add	r3, sp, #12
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	462a      	mov	r2, r5
 800697e:	4b0e      	ldr	r3, [pc, #56]	@ (80069b8 <_svfiprintf_r+0x1f0>)
 8006980:	a904      	add	r1, sp, #16
 8006982:	4638      	mov	r0, r7
 8006984:	f3af 8000 	nop.w
 8006988:	1c42      	adds	r2, r0, #1
 800698a:	4606      	mov	r6, r0
 800698c:	d1d6      	bne.n	800693c <_svfiprintf_r+0x174>
 800698e:	89ab      	ldrh	r3, [r5, #12]
 8006990:	065b      	lsls	r3, r3, #25
 8006992:	f53f af2d 	bmi.w	80067f0 <_svfiprintf_r+0x28>
 8006996:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006998:	e72c      	b.n	80067f4 <_svfiprintf_r+0x2c>
 800699a:	ab03      	add	r3, sp, #12
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	462a      	mov	r2, r5
 80069a0:	4b05      	ldr	r3, [pc, #20]	@ (80069b8 <_svfiprintf_r+0x1f0>)
 80069a2:	a904      	add	r1, sp, #16
 80069a4:	4638      	mov	r0, r7
 80069a6:	f000 f879 	bl	8006a9c <_printf_i>
 80069aa:	e7ed      	b.n	8006988 <_svfiprintf_r+0x1c0>
 80069ac:	08009de4 	.word	0x08009de4
 80069b0:	08009dee 	.word	0x08009dee
 80069b4:	00000000 	.word	0x00000000
 80069b8:	08006711 	.word	0x08006711
 80069bc:	08009dea 	.word	0x08009dea

080069c0 <_printf_common>:
 80069c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069c4:	4616      	mov	r6, r2
 80069c6:	4698      	mov	r8, r3
 80069c8:	688a      	ldr	r2, [r1, #8]
 80069ca:	690b      	ldr	r3, [r1, #16]
 80069cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069d0:	4293      	cmp	r3, r2
 80069d2:	bfb8      	it	lt
 80069d4:	4613      	movlt	r3, r2
 80069d6:	6033      	str	r3, [r6, #0]
 80069d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80069dc:	4607      	mov	r7, r0
 80069de:	460c      	mov	r4, r1
 80069e0:	b10a      	cbz	r2, 80069e6 <_printf_common+0x26>
 80069e2:	3301      	adds	r3, #1
 80069e4:	6033      	str	r3, [r6, #0]
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	0699      	lsls	r1, r3, #26
 80069ea:	bf42      	ittt	mi
 80069ec:	6833      	ldrmi	r3, [r6, #0]
 80069ee:	3302      	addmi	r3, #2
 80069f0:	6033      	strmi	r3, [r6, #0]
 80069f2:	6825      	ldr	r5, [r4, #0]
 80069f4:	f015 0506 	ands.w	r5, r5, #6
 80069f8:	d106      	bne.n	8006a08 <_printf_common+0x48>
 80069fa:	f104 0a19 	add.w	sl, r4, #25
 80069fe:	68e3      	ldr	r3, [r4, #12]
 8006a00:	6832      	ldr	r2, [r6, #0]
 8006a02:	1a9b      	subs	r3, r3, r2
 8006a04:	42ab      	cmp	r3, r5
 8006a06:	dc26      	bgt.n	8006a56 <_printf_common+0x96>
 8006a08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a0c:	6822      	ldr	r2, [r4, #0]
 8006a0e:	3b00      	subs	r3, #0
 8006a10:	bf18      	it	ne
 8006a12:	2301      	movne	r3, #1
 8006a14:	0692      	lsls	r2, r2, #26
 8006a16:	d42b      	bmi.n	8006a70 <_printf_common+0xb0>
 8006a18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a1c:	4641      	mov	r1, r8
 8006a1e:	4638      	mov	r0, r7
 8006a20:	47c8      	blx	r9
 8006a22:	3001      	adds	r0, #1
 8006a24:	d01e      	beq.n	8006a64 <_printf_common+0xa4>
 8006a26:	6823      	ldr	r3, [r4, #0]
 8006a28:	6922      	ldr	r2, [r4, #16]
 8006a2a:	f003 0306 	and.w	r3, r3, #6
 8006a2e:	2b04      	cmp	r3, #4
 8006a30:	bf02      	ittt	eq
 8006a32:	68e5      	ldreq	r5, [r4, #12]
 8006a34:	6833      	ldreq	r3, [r6, #0]
 8006a36:	1aed      	subeq	r5, r5, r3
 8006a38:	68a3      	ldr	r3, [r4, #8]
 8006a3a:	bf0c      	ite	eq
 8006a3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a40:	2500      	movne	r5, #0
 8006a42:	4293      	cmp	r3, r2
 8006a44:	bfc4      	itt	gt
 8006a46:	1a9b      	subgt	r3, r3, r2
 8006a48:	18ed      	addgt	r5, r5, r3
 8006a4a:	2600      	movs	r6, #0
 8006a4c:	341a      	adds	r4, #26
 8006a4e:	42b5      	cmp	r5, r6
 8006a50:	d11a      	bne.n	8006a88 <_printf_common+0xc8>
 8006a52:	2000      	movs	r0, #0
 8006a54:	e008      	b.n	8006a68 <_printf_common+0xa8>
 8006a56:	2301      	movs	r3, #1
 8006a58:	4652      	mov	r2, sl
 8006a5a:	4641      	mov	r1, r8
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	47c8      	blx	r9
 8006a60:	3001      	adds	r0, #1
 8006a62:	d103      	bne.n	8006a6c <_printf_common+0xac>
 8006a64:	f04f 30ff 	mov.w	r0, #4294967295
 8006a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a6c:	3501      	adds	r5, #1
 8006a6e:	e7c6      	b.n	80069fe <_printf_common+0x3e>
 8006a70:	18e1      	adds	r1, r4, r3
 8006a72:	1c5a      	adds	r2, r3, #1
 8006a74:	2030      	movs	r0, #48	@ 0x30
 8006a76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a7a:	4422      	add	r2, r4
 8006a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a84:	3302      	adds	r3, #2
 8006a86:	e7c7      	b.n	8006a18 <_printf_common+0x58>
 8006a88:	2301      	movs	r3, #1
 8006a8a:	4622      	mov	r2, r4
 8006a8c:	4641      	mov	r1, r8
 8006a8e:	4638      	mov	r0, r7
 8006a90:	47c8      	blx	r9
 8006a92:	3001      	adds	r0, #1
 8006a94:	d0e6      	beq.n	8006a64 <_printf_common+0xa4>
 8006a96:	3601      	adds	r6, #1
 8006a98:	e7d9      	b.n	8006a4e <_printf_common+0x8e>
	...

08006a9c <_printf_i>:
 8006a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa0:	7e0f      	ldrb	r7, [r1, #24]
 8006aa2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006aa4:	2f78      	cmp	r7, #120	@ 0x78
 8006aa6:	4691      	mov	r9, r2
 8006aa8:	4680      	mov	r8, r0
 8006aaa:	460c      	mov	r4, r1
 8006aac:	469a      	mov	sl, r3
 8006aae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ab2:	d807      	bhi.n	8006ac4 <_printf_i+0x28>
 8006ab4:	2f62      	cmp	r7, #98	@ 0x62
 8006ab6:	d80a      	bhi.n	8006ace <_printf_i+0x32>
 8006ab8:	2f00      	cmp	r7, #0
 8006aba:	f000 80d1 	beq.w	8006c60 <_printf_i+0x1c4>
 8006abe:	2f58      	cmp	r7, #88	@ 0x58
 8006ac0:	f000 80b8 	beq.w	8006c34 <_printf_i+0x198>
 8006ac4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ac8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006acc:	e03a      	b.n	8006b44 <_printf_i+0xa8>
 8006ace:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ad2:	2b15      	cmp	r3, #21
 8006ad4:	d8f6      	bhi.n	8006ac4 <_printf_i+0x28>
 8006ad6:	a101      	add	r1, pc, #4	@ (adr r1, 8006adc <_printf_i+0x40>)
 8006ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006adc:	08006b35 	.word	0x08006b35
 8006ae0:	08006b49 	.word	0x08006b49
 8006ae4:	08006ac5 	.word	0x08006ac5
 8006ae8:	08006ac5 	.word	0x08006ac5
 8006aec:	08006ac5 	.word	0x08006ac5
 8006af0:	08006ac5 	.word	0x08006ac5
 8006af4:	08006b49 	.word	0x08006b49
 8006af8:	08006ac5 	.word	0x08006ac5
 8006afc:	08006ac5 	.word	0x08006ac5
 8006b00:	08006ac5 	.word	0x08006ac5
 8006b04:	08006ac5 	.word	0x08006ac5
 8006b08:	08006c47 	.word	0x08006c47
 8006b0c:	08006b73 	.word	0x08006b73
 8006b10:	08006c01 	.word	0x08006c01
 8006b14:	08006ac5 	.word	0x08006ac5
 8006b18:	08006ac5 	.word	0x08006ac5
 8006b1c:	08006c69 	.word	0x08006c69
 8006b20:	08006ac5 	.word	0x08006ac5
 8006b24:	08006b73 	.word	0x08006b73
 8006b28:	08006ac5 	.word	0x08006ac5
 8006b2c:	08006ac5 	.word	0x08006ac5
 8006b30:	08006c09 	.word	0x08006c09
 8006b34:	6833      	ldr	r3, [r6, #0]
 8006b36:	1d1a      	adds	r2, r3, #4
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6032      	str	r2, [r6, #0]
 8006b3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b44:	2301      	movs	r3, #1
 8006b46:	e09c      	b.n	8006c82 <_printf_i+0x1e6>
 8006b48:	6833      	ldr	r3, [r6, #0]
 8006b4a:	6820      	ldr	r0, [r4, #0]
 8006b4c:	1d19      	adds	r1, r3, #4
 8006b4e:	6031      	str	r1, [r6, #0]
 8006b50:	0606      	lsls	r6, r0, #24
 8006b52:	d501      	bpl.n	8006b58 <_printf_i+0xbc>
 8006b54:	681d      	ldr	r5, [r3, #0]
 8006b56:	e003      	b.n	8006b60 <_printf_i+0xc4>
 8006b58:	0645      	lsls	r5, r0, #25
 8006b5a:	d5fb      	bpl.n	8006b54 <_printf_i+0xb8>
 8006b5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b60:	2d00      	cmp	r5, #0
 8006b62:	da03      	bge.n	8006b6c <_printf_i+0xd0>
 8006b64:	232d      	movs	r3, #45	@ 0x2d
 8006b66:	426d      	negs	r5, r5
 8006b68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b6c:	4858      	ldr	r0, [pc, #352]	@ (8006cd0 <_printf_i+0x234>)
 8006b6e:	230a      	movs	r3, #10
 8006b70:	e011      	b.n	8006b96 <_printf_i+0xfa>
 8006b72:	6821      	ldr	r1, [r4, #0]
 8006b74:	6833      	ldr	r3, [r6, #0]
 8006b76:	0608      	lsls	r0, r1, #24
 8006b78:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b7c:	d402      	bmi.n	8006b84 <_printf_i+0xe8>
 8006b7e:	0649      	lsls	r1, r1, #25
 8006b80:	bf48      	it	mi
 8006b82:	b2ad      	uxthmi	r5, r5
 8006b84:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b86:	4852      	ldr	r0, [pc, #328]	@ (8006cd0 <_printf_i+0x234>)
 8006b88:	6033      	str	r3, [r6, #0]
 8006b8a:	bf14      	ite	ne
 8006b8c:	230a      	movne	r3, #10
 8006b8e:	2308      	moveq	r3, #8
 8006b90:	2100      	movs	r1, #0
 8006b92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b96:	6866      	ldr	r6, [r4, #4]
 8006b98:	60a6      	str	r6, [r4, #8]
 8006b9a:	2e00      	cmp	r6, #0
 8006b9c:	db05      	blt.n	8006baa <_printf_i+0x10e>
 8006b9e:	6821      	ldr	r1, [r4, #0]
 8006ba0:	432e      	orrs	r6, r5
 8006ba2:	f021 0104 	bic.w	r1, r1, #4
 8006ba6:	6021      	str	r1, [r4, #0]
 8006ba8:	d04b      	beq.n	8006c42 <_printf_i+0x1a6>
 8006baa:	4616      	mov	r6, r2
 8006bac:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bb0:	fb03 5711 	mls	r7, r3, r1, r5
 8006bb4:	5dc7      	ldrb	r7, [r0, r7]
 8006bb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bba:	462f      	mov	r7, r5
 8006bbc:	42bb      	cmp	r3, r7
 8006bbe:	460d      	mov	r5, r1
 8006bc0:	d9f4      	bls.n	8006bac <_printf_i+0x110>
 8006bc2:	2b08      	cmp	r3, #8
 8006bc4:	d10b      	bne.n	8006bde <_printf_i+0x142>
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	07df      	lsls	r7, r3, #31
 8006bca:	d508      	bpl.n	8006bde <_printf_i+0x142>
 8006bcc:	6923      	ldr	r3, [r4, #16]
 8006bce:	6861      	ldr	r1, [r4, #4]
 8006bd0:	4299      	cmp	r1, r3
 8006bd2:	bfde      	ittt	le
 8006bd4:	2330      	movle	r3, #48	@ 0x30
 8006bd6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bda:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bde:	1b92      	subs	r2, r2, r6
 8006be0:	6122      	str	r2, [r4, #16]
 8006be2:	f8cd a000 	str.w	sl, [sp]
 8006be6:	464b      	mov	r3, r9
 8006be8:	aa03      	add	r2, sp, #12
 8006bea:	4621      	mov	r1, r4
 8006bec:	4640      	mov	r0, r8
 8006bee:	f7ff fee7 	bl	80069c0 <_printf_common>
 8006bf2:	3001      	adds	r0, #1
 8006bf4:	d14a      	bne.n	8006c8c <_printf_i+0x1f0>
 8006bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfa:	b004      	add	sp, #16
 8006bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c00:	6823      	ldr	r3, [r4, #0]
 8006c02:	f043 0320 	orr.w	r3, r3, #32
 8006c06:	6023      	str	r3, [r4, #0]
 8006c08:	4832      	ldr	r0, [pc, #200]	@ (8006cd4 <_printf_i+0x238>)
 8006c0a:	2778      	movs	r7, #120	@ 0x78
 8006c0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	6831      	ldr	r1, [r6, #0]
 8006c14:	061f      	lsls	r7, r3, #24
 8006c16:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c1a:	d402      	bmi.n	8006c22 <_printf_i+0x186>
 8006c1c:	065f      	lsls	r7, r3, #25
 8006c1e:	bf48      	it	mi
 8006c20:	b2ad      	uxthmi	r5, r5
 8006c22:	6031      	str	r1, [r6, #0]
 8006c24:	07d9      	lsls	r1, r3, #31
 8006c26:	bf44      	itt	mi
 8006c28:	f043 0320 	orrmi.w	r3, r3, #32
 8006c2c:	6023      	strmi	r3, [r4, #0]
 8006c2e:	b11d      	cbz	r5, 8006c38 <_printf_i+0x19c>
 8006c30:	2310      	movs	r3, #16
 8006c32:	e7ad      	b.n	8006b90 <_printf_i+0xf4>
 8006c34:	4826      	ldr	r0, [pc, #152]	@ (8006cd0 <_printf_i+0x234>)
 8006c36:	e7e9      	b.n	8006c0c <_printf_i+0x170>
 8006c38:	6823      	ldr	r3, [r4, #0]
 8006c3a:	f023 0320 	bic.w	r3, r3, #32
 8006c3e:	6023      	str	r3, [r4, #0]
 8006c40:	e7f6      	b.n	8006c30 <_printf_i+0x194>
 8006c42:	4616      	mov	r6, r2
 8006c44:	e7bd      	b.n	8006bc2 <_printf_i+0x126>
 8006c46:	6833      	ldr	r3, [r6, #0]
 8006c48:	6825      	ldr	r5, [r4, #0]
 8006c4a:	6961      	ldr	r1, [r4, #20]
 8006c4c:	1d18      	adds	r0, r3, #4
 8006c4e:	6030      	str	r0, [r6, #0]
 8006c50:	062e      	lsls	r6, r5, #24
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	d501      	bpl.n	8006c5a <_printf_i+0x1be>
 8006c56:	6019      	str	r1, [r3, #0]
 8006c58:	e002      	b.n	8006c60 <_printf_i+0x1c4>
 8006c5a:	0668      	lsls	r0, r5, #25
 8006c5c:	d5fb      	bpl.n	8006c56 <_printf_i+0x1ba>
 8006c5e:	8019      	strh	r1, [r3, #0]
 8006c60:	2300      	movs	r3, #0
 8006c62:	6123      	str	r3, [r4, #16]
 8006c64:	4616      	mov	r6, r2
 8006c66:	e7bc      	b.n	8006be2 <_printf_i+0x146>
 8006c68:	6833      	ldr	r3, [r6, #0]
 8006c6a:	1d1a      	adds	r2, r3, #4
 8006c6c:	6032      	str	r2, [r6, #0]
 8006c6e:	681e      	ldr	r6, [r3, #0]
 8006c70:	6862      	ldr	r2, [r4, #4]
 8006c72:	2100      	movs	r1, #0
 8006c74:	4630      	mov	r0, r6
 8006c76:	f7f9 faab 	bl	80001d0 <memchr>
 8006c7a:	b108      	cbz	r0, 8006c80 <_printf_i+0x1e4>
 8006c7c:	1b80      	subs	r0, r0, r6
 8006c7e:	6060      	str	r0, [r4, #4]
 8006c80:	6863      	ldr	r3, [r4, #4]
 8006c82:	6123      	str	r3, [r4, #16]
 8006c84:	2300      	movs	r3, #0
 8006c86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c8a:	e7aa      	b.n	8006be2 <_printf_i+0x146>
 8006c8c:	6923      	ldr	r3, [r4, #16]
 8006c8e:	4632      	mov	r2, r6
 8006c90:	4649      	mov	r1, r9
 8006c92:	4640      	mov	r0, r8
 8006c94:	47d0      	blx	sl
 8006c96:	3001      	adds	r0, #1
 8006c98:	d0ad      	beq.n	8006bf6 <_printf_i+0x15a>
 8006c9a:	6823      	ldr	r3, [r4, #0]
 8006c9c:	079b      	lsls	r3, r3, #30
 8006c9e:	d413      	bmi.n	8006cc8 <_printf_i+0x22c>
 8006ca0:	68e0      	ldr	r0, [r4, #12]
 8006ca2:	9b03      	ldr	r3, [sp, #12]
 8006ca4:	4298      	cmp	r0, r3
 8006ca6:	bfb8      	it	lt
 8006ca8:	4618      	movlt	r0, r3
 8006caa:	e7a6      	b.n	8006bfa <_printf_i+0x15e>
 8006cac:	2301      	movs	r3, #1
 8006cae:	4632      	mov	r2, r6
 8006cb0:	4649      	mov	r1, r9
 8006cb2:	4640      	mov	r0, r8
 8006cb4:	47d0      	blx	sl
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	d09d      	beq.n	8006bf6 <_printf_i+0x15a>
 8006cba:	3501      	adds	r5, #1
 8006cbc:	68e3      	ldr	r3, [r4, #12]
 8006cbe:	9903      	ldr	r1, [sp, #12]
 8006cc0:	1a5b      	subs	r3, r3, r1
 8006cc2:	42ab      	cmp	r3, r5
 8006cc4:	dcf2      	bgt.n	8006cac <_printf_i+0x210>
 8006cc6:	e7eb      	b.n	8006ca0 <_printf_i+0x204>
 8006cc8:	2500      	movs	r5, #0
 8006cca:	f104 0619 	add.w	r6, r4, #25
 8006cce:	e7f5      	b.n	8006cbc <_printf_i+0x220>
 8006cd0:	08009df5 	.word	0x08009df5
 8006cd4:	08009e06 	.word	0x08009e06

08006cd8 <memmove>:
 8006cd8:	4288      	cmp	r0, r1
 8006cda:	b510      	push	{r4, lr}
 8006cdc:	eb01 0402 	add.w	r4, r1, r2
 8006ce0:	d902      	bls.n	8006ce8 <memmove+0x10>
 8006ce2:	4284      	cmp	r4, r0
 8006ce4:	4623      	mov	r3, r4
 8006ce6:	d807      	bhi.n	8006cf8 <memmove+0x20>
 8006ce8:	1e43      	subs	r3, r0, #1
 8006cea:	42a1      	cmp	r1, r4
 8006cec:	d008      	beq.n	8006d00 <memmove+0x28>
 8006cee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006cf6:	e7f8      	b.n	8006cea <memmove+0x12>
 8006cf8:	4402      	add	r2, r0
 8006cfa:	4601      	mov	r1, r0
 8006cfc:	428a      	cmp	r2, r1
 8006cfe:	d100      	bne.n	8006d02 <memmove+0x2a>
 8006d00:	bd10      	pop	{r4, pc}
 8006d02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d0a:	e7f7      	b.n	8006cfc <memmove+0x24>

08006d0c <_sbrk_r>:
 8006d0c:	b538      	push	{r3, r4, r5, lr}
 8006d0e:	4d06      	ldr	r5, [pc, #24]	@ (8006d28 <_sbrk_r+0x1c>)
 8006d10:	2300      	movs	r3, #0
 8006d12:	4604      	mov	r4, r0
 8006d14:	4608      	mov	r0, r1
 8006d16:	602b      	str	r3, [r5, #0]
 8006d18:	f7fb fe7a 	bl	8002a10 <_sbrk>
 8006d1c:	1c43      	adds	r3, r0, #1
 8006d1e:	d102      	bne.n	8006d26 <_sbrk_r+0x1a>
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	b103      	cbz	r3, 8006d26 <_sbrk_r+0x1a>
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	bd38      	pop	{r3, r4, r5, pc}
 8006d28:	20000388 	.word	0x20000388

08006d2c <memcpy>:
 8006d2c:	440a      	add	r2, r1
 8006d2e:	4291      	cmp	r1, r2
 8006d30:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d34:	d100      	bne.n	8006d38 <memcpy+0xc>
 8006d36:	4770      	bx	lr
 8006d38:	b510      	push	{r4, lr}
 8006d3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d42:	4291      	cmp	r1, r2
 8006d44:	d1f9      	bne.n	8006d3a <memcpy+0xe>
 8006d46:	bd10      	pop	{r4, pc}

08006d48 <_realloc_r>:
 8006d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d4c:	4607      	mov	r7, r0
 8006d4e:	4614      	mov	r4, r2
 8006d50:	460d      	mov	r5, r1
 8006d52:	b921      	cbnz	r1, 8006d5e <_realloc_r+0x16>
 8006d54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d58:	4611      	mov	r1, r2
 8006d5a:	f7ff bc4d 	b.w	80065f8 <_malloc_r>
 8006d5e:	b92a      	cbnz	r2, 8006d6c <_realloc_r+0x24>
 8006d60:	f7ff fbde 	bl	8006520 <_free_r>
 8006d64:	4625      	mov	r5, r4
 8006d66:	4628      	mov	r0, r5
 8006d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d6c:	f000 f81a 	bl	8006da4 <_malloc_usable_size_r>
 8006d70:	4284      	cmp	r4, r0
 8006d72:	4606      	mov	r6, r0
 8006d74:	d802      	bhi.n	8006d7c <_realloc_r+0x34>
 8006d76:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d7a:	d8f4      	bhi.n	8006d66 <_realloc_r+0x1e>
 8006d7c:	4621      	mov	r1, r4
 8006d7e:	4638      	mov	r0, r7
 8006d80:	f7ff fc3a 	bl	80065f8 <_malloc_r>
 8006d84:	4680      	mov	r8, r0
 8006d86:	b908      	cbnz	r0, 8006d8c <_realloc_r+0x44>
 8006d88:	4645      	mov	r5, r8
 8006d8a:	e7ec      	b.n	8006d66 <_realloc_r+0x1e>
 8006d8c:	42b4      	cmp	r4, r6
 8006d8e:	4622      	mov	r2, r4
 8006d90:	4629      	mov	r1, r5
 8006d92:	bf28      	it	cs
 8006d94:	4632      	movcs	r2, r6
 8006d96:	f7ff ffc9 	bl	8006d2c <memcpy>
 8006d9a:	4629      	mov	r1, r5
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	f7ff fbbf 	bl	8006520 <_free_r>
 8006da2:	e7f1      	b.n	8006d88 <_realloc_r+0x40>

08006da4 <_malloc_usable_size_r>:
 8006da4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006da8:	1f18      	subs	r0, r3, #4
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bfbc      	itt	lt
 8006dae:	580b      	ldrlt	r3, [r1, r0]
 8006db0:	18c0      	addlt	r0, r0, r3
 8006db2:	4770      	bx	lr

08006db4 <_init>:
 8006db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006db6:	bf00      	nop
 8006db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dba:	bc08      	pop	{r3}
 8006dbc:	469e      	mov	lr, r3
 8006dbe:	4770      	bx	lr

08006dc0 <_fini>:
 8006dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc2:	bf00      	nop
 8006dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dc6:	bc08      	pop	{r3}
 8006dc8:	469e      	mov	lr, r3
 8006dca:	4770      	bx	lr
