#ifndef MDT_CHIPS_H_INCLUDED
#define MDT_CHIPS_H_INCLUDED

#define YM2612REG_GLOBAL_LFO    0x22
#define YM2612REG_TIMER_A_MSB   0x24
#define YM2612REG_TIMER_A_LSB   0x25
#define YM2612REG_TIMER_B       0x26
#define YM2612REG_CH3_TIMERS    0x27
#define YM2612REG_KEY           0x28
#define YM2612REG_DAC           0x2A

#define YM2612REG_CH1_FREQ_MSB  0xA4
#define YM2612REG_CH1_FREQ_LSB  0xA0
#define YM2612REG_CH2_FREQ_MSB  0xA5
#define YM2612REG_CH2_FREQ_LSB  0xA1
#define YM2612REG_CH3_FREQ_MSB  0xA6
#define YM2612REG_CH3_FREQ_LSB  0xA2

#define YM2612REG_CH3SP_FREQ_OP3_MSB  0xAE
#define YM2612REG_CH3SP_FREQ_OP3_LSB  0xAA
#define YM2612REG_CH3SP_FREQ_OP2_MSB  0xAC
#define YM2612REG_CH3SP_FREQ_OP2_LSB  0xA8
#define YM2612REG_CH3SP_FREQ_OP1_MSB  0xAD
#define YM2612REG_CH3SP_FREQ_OP1_LSB  0xA9

#define YM2612REG_OP4_TL  0x4C
#define YM2612REG_OP3_TL  0x48
#define YM2612REG_OP2_TL  0x44
#define YM2612REG_OP1_TL  0x40

#define YM2612REG_FB_ALG        0xB0
#define YM2612REG_PAN_AMS_FMS   0xB4

#define YM2612REG_OP1_DT_MUL    0x30
#define YM2612REG_OP2_DT_MUL    0x34
#define YM2612REG_OP3_DT_MUL    0x38
#define YM2612REG_OP4_DT_MUL    0x3C

#define YM2612REG_OP1_RS_AR   0x50
#define YM2612REG_OP2_RS_AR   0x54
#define YM2612REG_OP3_RS_AR   0x58
#define YM2612REG_OP4_RS_AR   0x5C

#define YM2612REG_OP1_AM_D1R  0x60
#define YM2612REG_OP2_AM_D1R  0x64
#define YM2612REG_OP3_AM_D1R  0x68
#define YM2612REG_OP4_AM_D1R  0x6C

#define YM2612REG_OP1_D2R  0x70
#define YM2612REG_OP2_D2R  0x74
#define YM2612REG_OP3_D2R  0x78
#define YM2612REG_OP4_D2R  0x7C

#define YM2612REG_OP1_D1L_RR  0x80
#define YM2612REG_OP2_D1L_RR  0x84
#define YM2612REG_OP3_D1L_RR  0x88
#define YM2612REG_OP4_D1L_RR  0x8C

#define YM2612REG_OP1_SSGEG  0x90
#define YM2612REG_OP2_SSGEG  0x94
#define YM2612REG_OP3_SSGEG  0x98
#define YM2612REG_OP4_SSGEG  0x9C

#endif // MDT_CHIPS_H_INCLUDED
