#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 23 10:22:02 2024
# Process ID: 20745
# Current directory: /home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.runs/synth_1
# Command line: vivado -log topArbPUF_m.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topArbPUF_m.tcl
# Log file: /home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.runs/synth_1/topArbPUF_m.vds
# Journal file: /home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source topArbPUF_m.tcl -notrace
Command: synth_design -top topArbPUF_m -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20811
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2593.125 ; gain = 30.902 ; free physical = 119 ; free virtual = 14981
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topArbPUF_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/topArbPUF_m.vhd:56]
	Parameter chal_size bound to: 32 - type: integer 
	Parameter resp_size bound to: 8 - type: integer 
	Parameter chal_size bound to: 32 - type: integer 
	Parameter resp_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'myArbiterPUF_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:34' bound to instance 'ARBITER_PUF' of component 'myArbiterPUF_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/topArbPUF_m.vhd:91]
INFO: [Synth 8-638] synthesizing module 'myArbiterPUF_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:53]
	Parameter chal_size bound to: 32 - type: integer 
	Parameter resp_size bound to: 8 - type: integer 
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
INFO: [Synth 8-638] synthesizing module 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:43]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-638] synthesizing module 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:55]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-3491] module 'LUT3' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209' bound to instance 'MUX2_1_UP' of component 'LUT3' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:65]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (1#1) [/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-3491] module 'LUT3' declared at '/home/puftester/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209' bound to instance 'MUX2_1_LOW' of component 'LUT3' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'switch_block_lut6_m' (2#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:55]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'switch_block_lut6_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/switch_block_lut6_m.vhd:37' bound to instance 'SW_BLK_INST' of component 'switch_block_lut6_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:90]
INFO: [Synth 8-3491] module 'Flip_Flop_Symmetrical' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:24' bound to instance 'ARBITER' of component 'Flip_Flop_Symmetrical' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Flip_Flop_Symmetrical' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Flip_Flop_Symmetrical' (3#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:30]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'START_UP' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:108]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'START_LOW' to cell 'LUT1' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'single_response_m' (4#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:43]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'single_response_m' declared at '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/single_response_m.vhd:27' bound to instance 'RESP_INST' of component 'single_response_m' [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'myArbiterPUF_m' (5#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/myArbiterPUF_m.vhd:53]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/topArbPUF_m.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'topArbPUF_m' (6#1) [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/vivado_projects/arbiterPUF/arbiterPUF.srcs/sources_1/new/topArbPUF_m.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2635.062 ; gain = 72.840 ; free physical = 734 ; free virtual = 15706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2653.906 ; gain = 91.684 ; free physical = 485 ; free virtual = 15721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2653.906 ; gain = 91.684 ; free physical = 483 ; free virtual = 15721
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.781 ; gain = 0.000 ; free physical = 420 ; free virtual = 15717
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/constrs_1/imports/myArbPuf.srcs/constraints.xdc]
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/constrs_1/imports/myArbPuf.srcs/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/constrs_1/imports/myArbPuf.srcs/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topArbPUF_m_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topArbPUF_m_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.609 ; gain = 0.000 ; free physical = 319 ; free virtual = 15641
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.609 ; gain = 0.000 ; free physical = 315 ; free virtual = 15642
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2794.609 ; gain = 232.387 ; free physical = 359 ; free virtual = 15693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2794.609 ; gain = 232.387 ; free physical = 359 ; free virtual = 15694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2794.609 ; gain = 232.387 ; free physical = 359 ; free virtual = 15694
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'topArbPUF_m'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 reset_s |                             0001 |                               00
         set_challenge_s |                             0010 |                               01
              pulse_up_s |                             0100 |                               10
            pulse_down_s |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'topArbPUF_m'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2794.609 ; gain = 232.387 ; free physical = 349 ; free virtual = 15687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2794.609 ; gain = 232.387 ; free physical = 352 ; free virtual = 15673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3199.984 ; gain = 637.762 ; free physical = 124 ; free virtual = 15171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3200.984 ; gain = 638.762 ; free physical = 124 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 3220.016 ; gain = 657.793 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.srcs/sources_1/imports/repo/4x4-apuf/hdl/Flip_Flop_Symmetrical.vhd:37]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.953 ; gain = 663.730 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.953 ; gain = 663.730 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.953 ; gain = 663.730 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.953 ; gain = 663.730 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.953 ; gain = 663.730 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.953 ; gain = 663.730 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    17|
|3     |LUT2 |     1|
|4     |LUT3 |   512|
|5     |LUT5 |     1|
|6     |FDCE |     3|
|7     |FDPE |     1|
|8     |FDRE |    48|
|9     |IBUF |    34|
|10    |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.953 ; gain = 663.730 ; free physical = 135 ; free virtual = 15170
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3225.953 ; gain = 523.027 ; free physical = 173 ; free virtual = 15209
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3225.961 ; gain = 663.730 ; free physical = 173 ; free virtual = 15209
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.922 ; gain = 0.000 ; free physical = 147 ; free virtual = 15205
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.766 ; gain = 0.000 ; free physical = 180 ; free virtual = 15237
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 3247.766 ; gain = 923.781 ; free physical = 322 ; free virtual = 15381
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/PUFs/myArbPuf/myArbPuf.runs/synth_1/topArbPUF_m.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topArbPUF_m_utilization_synth.rpt -pb topArbPUF_m_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 10:23:30 2024...
