#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Oct 30 16:45:09 2016
# Process ID: 7476
# Current directory: C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6468 C:\Users\Bschnedar\Downloads\alu_128bit (1)\alu_128bit\alu_128bit.xpr
# Log file: C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/vivado.log
# Journal file: C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 769.250 ; gain = 117.477
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 16:45:33 2016...
910
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128_tb.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128_tb.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128bit.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128bit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit_tb.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit_tb.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/b_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/b_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/carry_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/carry_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/first_carry_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/first_carry_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/flag_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/flag_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/fulladder.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/fulladder.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/logical_1bit.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/logical_1bit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/mux2to1.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/mux2to1.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "alu_1bit", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Sun Oct 30 16:45:44 2016] Launched synth_1...
Run output will be captured here: C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.runs/synth_1/runme.log
launch_runs impl_1
[Sun Oct 30 16:46:19 2016] Launched impl_1...
Run output will be captured here: C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128_tb.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128_tb.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128bit.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_128bit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit_tb.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/alu_1bit_tb.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/b_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/b_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/carry_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/carry_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/first_carry_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/first_carry_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/flag_gen.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/flag_gen.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/fulladder.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/fulladder.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/logical_1bit.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/logical_1bit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/mux2to1.sv" into library work [C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.srcs/sources_1/new/mux2to1.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "alu_1bit", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Sun Oct 30 16:49:37 2016] Launched synth_1...
Run output will be captured here: C:/Users/Bschnedar/Downloads/alu_128bit (1)/alu_128bit/alu_128bit.runs/synth_1/runme.log
