{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684305092813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684305092828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 14:31:32 2023 " "Processing started: Wed May 17 14:31:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684305092828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305092828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305092828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684305093203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684305093203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sheft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sheft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHEFT-behav " "Found design unit 1: SHEFT-behav" {  } { { "SHEFT.vhd" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/SHEFT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHEFT " "Found entity 1: SHEFT" {  } { { "SHEFT.vhd" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/SHEFT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ucontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "uControl.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/uControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uarreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uARReg " "Found entity 1: uARReg" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/uARReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodec " "Found entity 1: decodec" {  } { { "decodec.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/decodec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodeb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodeb " "Found entity 1: decodeb" {  } { { "decodeb.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/decodeb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodea " "Found entity 1: decodea" {  } { { "decodea.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/decodea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode2_4 " "Found entity 1: decode2_4" {  } { { "decode2_4.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/decode2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timing " "Found entity 1: Timing" {  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_3 " "Found entity 1: Registers_3" {  } { { "Registers_3.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Registers_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegControl " "Found entity 1: RegControl" {  } { { "RegControl.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/RegControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/reg8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_counter0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux22.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux22.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux22 " "Found entity 1: lpm_mux22" {  } { { "lpm_mux22.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux22.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684305100578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing Timing:inst19 " "Elaborating entity \"Timing\" for hierarchy \"Timing:inst19\"" {  } { { "Computer.bdf" "inst19" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 640 312 424 768 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux Timing:inst19\|21mux:inst10 " "Elaborating entity \"21mux\" for hierarchy \"Timing:inst19\|21mux:inst10\"" {  } { { "Timing.bdf" "inst10" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timing:inst19\|21mux:inst10 " "Elaborated megafunction instantiation \"Timing:inst19\|21mux:inst10\"" {  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 184 -112 8 264 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2_4 decode2_4:inst26 " "Elaborating entity \"decode2_4\" for hierarchy \"decode2_4:inst26\"" {  } { { "Computer.bdf" "inst26" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 328 1240 1352 456 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst32 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst32\"" {  } { { "Computer.bdf" "inst32" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 1152 760 872 1248 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst32 " "Elaborated megafunction instantiation \"LPM_ROM:inst32\"" {  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 1152 760 872 1248 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst32 " "Instantiated megafunction \"LPM_ROM:inst32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE code.hex " "Parameter \"LPM_FILE\" = \"code.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100641 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 1152 760 872 1248 "inst32" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684305100641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst32\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst32\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst32\|altrom:srom LPM_ROM:inst32 " "Elaborated megafunction instantiation \"LPM_ROM:inst32\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst32\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 1152 760 872 1248 "inst32" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst32\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst32\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst32\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst32 " "Elaborated megafunction instantiation \"LPM_ROM:inst32\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst32\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 1152 760 872 1248 "inst32" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d101.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d101.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d101 " "Found entity 1: altsyncram_d101" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d101 LPM_ROM:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated " "Elaborating entity \"altsyncram_d101\" for hierarchy \"LPM_ROM:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uARReg uARReg:inst31 " "Elaborating entity \"uARReg\" for hierarchy \"uARReg:inst31\"" {  } { { "Computer.bdf" "inst31" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 1144 528 680 1272 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:inst30 " "Elaborating entity \"uControl\" for hierarchy \"uControl:inst30\"" {  } { { "Computer.bdf" "inst30" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 1144 304 456 1304 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst7\"" {  } { { "Computer.bdf" "inst7" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 16 992 1136 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst7\|74181:inst " "Elaborating entity \"74181\" for hierarchy \"ALU:inst7\|74181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/ALU.bdf" { { 64 432 552 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst7\|74181:inst " "Elaborated megafunction instantiation \"ALU:inst7\|74181:inst\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/ALU.bdf" { { 64 432 552 320 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:inst5 " "Elaborating entity \"reg8\" for hierarchy \"reg8:inst5\"" {  } { { "Computer.bdf" "inst5" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 0 768 904 96 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodea decodea:inst27 " "Elaborating entity \"decodea\" for hierarchy \"decodea:inst27\"" {  } { { "Computer.bdf" "inst27" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 472 1240 1352 632 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst8 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst8\"" {  } { { "Computer.bdf" "inst8" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 72 1240 1384 248 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst8\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst8\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "LPM_MUX_component" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux1.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst8\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst8\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux1.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst8\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst8\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100844 ""}  } { { "lpm_mux1.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux1.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684305100844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mrc " "Found entity 1: mux_mrc" {  } { { "db/mux_mrc.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/mux_mrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mrc lpm_mux1:inst8\|lpm_mux:LPM_MUX_component\|mux_mrc:auto_generated " "Elaborating entity \"mux_mrc\" for hierarchy \"lpm_mux1:inst8\|lpm_mux:LPM_MUX_component\|mux_mrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:inst9 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:inst9\"" {  } { { "Computer.bdf" "inst9" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 248 768 888 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:inst9 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst9\"" {  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 248 768 888 360 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:inst9 " "Instantiated megafunction \"LPM_RAM_DQ:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305100906 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 248 768 888 360 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684305100906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:inst9\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:inst9\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100922 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 248 768 888 360 "inst9" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst9\|altram:sram LPM_RAM_DQ:inst9 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst9\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst9\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 248 768 888 360 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:inst9\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:inst9\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst9\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:inst9 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst9\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst9\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 248 768 888 360 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ap71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ap71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ap71 " "Found entity 1: altsyncram_ap71" {  } { { "db/altsyncram_ap71.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_ap71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305100984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305100984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ap71 LPM_RAM_DQ:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated " "Elaborating entity \"altsyncram_ap71\" for hierarchy \"LPM_RAM_DQ:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "Computer.bdf" "inst12" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 512 992 1104 600 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 512 992 1104 600 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101015 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 512 992 1104 600 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684305101015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst12\|lpm_mux:\$00000 BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 512 992 1104 600 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305101062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305101062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst12\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeb decodeb:inst28 " "Elaborating entity \"decodeb\" for hierarchy \"decodeb:inst28\"" {  } { { "Computer.bdf" "inst28" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 648 1240 1352 808 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst13 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst13\"" {  } { { "Computer.bdf" "inst13" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 504 768 912 600 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "LPM_COUNTER_component" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_counter0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_counter0.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101109 ""}  } { { "lpm_counter0.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_counter0.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684305101109 ""}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_b6j.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/cntr_b6j.tdf" 152 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305101140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/cntr_b6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305101140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305101140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6j lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_b6j:auto_generated " "Elaborating entity \"cntr_b6j\" for hierarchy \"lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_b6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodec decodec:inst23 " "Elaborating entity \"decodec\" for hierarchy \"decodec:inst23\"" {  } { { "Computer.bdf" "inst23" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 832 1240 1336 992 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux22 lpm_mux22:inst " "Elaborating entity \"lpm_mux22\" for hierarchy \"lpm_mux22:inst\"" {  } { { "Computer.bdf" "inst" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { -368 536 680 -256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux22:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux22:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux22.v" "LPM_MUX_component" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux22.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux22:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux22:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux22.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux22.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux22:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux22:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684305101172 ""}  } { { "lpm_mux22.v" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/lpm_mux22.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684305101172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/mux_hrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305101203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305101203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc lpm_mux22:inst\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"lpm_mux22:inst\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers_3 Registers_3:inst35 " "Elaborating entity \"Registers_3\" for hierarchy \"Registers_3:inst35\"" {  } { { "Computer.bdf" "inst35" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 0 200 344 160 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegControl RegControl:inst29 " "Elaborating entity \"RegControl\" for hierarchy \"RegControl:inst29\"" {  } { { "Computer.bdf" "inst29" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 32 -16 96 160 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHEFT SHEFT:inst1 " "Elaborating entity \"SHEFT\" for hierarchy \"SHEFT:inst1\"" {  } { { "Computer.bdf" "inst1" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { -208 1264 1416 -64 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1273.bdf 1 1 " "Using design file 1273.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1273 " "Found entity 1: 1273" {  } { { "1273.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/1273.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684305101234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684305101234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1273 1273:inst17 " "Elaborating entity \"1273\" for hierarchy \"1273:inst17\"" {  } { { "Computer.bdf" "inst17" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { -328 1296 1392 -232 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 74148:inst16 " "Elaborating entity \"74148\" for hierarchy \"74148:inst16\"" {  } { { "Computer.bdf" "inst16" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 440 312 432 616 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74148:inst16 " "Elaborated megafunction instantiation \"74148:inst16\"" {  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 440 312 432 616 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305101250 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "38 " "Ignored 38 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1684305101500 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1684305101500 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1684305101500 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[16\] M\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[16\]\" to the node \"M\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[15\] M\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[15\]\" to the node \"M\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[23\] M\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[23\]\" to the node \"M\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[22\] M\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[22\]\" to the node \"M\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[21\] M\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[21\]\" to the node \"M\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[20\] M\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[20\]\" to the node \"M\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[19\] M\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[19\]\" to the node \"M\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[18\] M\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[18\]\" to the node \"M\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[17\] M\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[17\]\" to the node \"M\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[14\] M\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[14\]\" to the node \"M\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[13\] M\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[13\]\" to the node \"M\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[12\] M\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[12\]\" to the node \"M\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[11\] M\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[11\]\" to the node \"M\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[10\] M\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[10\]\" to the node \"M\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[9\] M\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[9\]\" to the node \"M\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[8\] M\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[8\]\" to the node \"M\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[7\] M\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[7\]\" to the node \"M\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[6\] M\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[6\]\" to the node \"M\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[5\] M\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[5\]\" to the node \"M\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[4\] M\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[4\]\" to the node \"M\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[3\] M\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[3\]\" to the node \"M\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[2\] M\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[2\]\" to the node \"M\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[1\] M\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[1\]\" to the node \"M\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[0\] M\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[0\]\" to the node \"M\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[5\] uARReg:inst31\|inst45 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[5\]\" to the node \"uARReg:inst31\|inst45\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[4\] uARReg:inst31\|inst44 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[4\]\" to the node \"uARReg:inst31\|inst44\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[3\] uARReg:inst31\|inst43 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[3\]\" to the node \"uARReg:inst31\|inst43\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[2\] uARReg:inst31\|inst42 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[2\]\" to the node \"uARReg:inst31\|inst42\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[1\] uARReg:inst31\|inst41 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[1\]\" to the node \"uARReg:inst31\|inst41\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst32\|otri\[0\] uARReg:inst31\|inst40 " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst32\|otri\[0\]\" to the node \"uARReg:inst31\|inst40\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1684305101890 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1684305101890 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[16\] decode2_4:inst26\|inst6 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[16\]\" to the node \"decode2_4:inst26\|inst6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[15\] decode2_4:inst26\|inst7 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[15\]\" to the node \"decode2_4:inst26\|inst7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[23\] ALU:inst7\|74181:inst1\|46 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[23\]\" to the node \"ALU:inst7\|74181:inst1\|46\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[22\] ALU:inst7\|74181:inst1\|46 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[22\]\" to the node \"ALU:inst7\|74181:inst1\|46\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[21\] ALU:inst7\|74181:inst\|12 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[21\]\" to the node \"ALU:inst7\|74181:inst\|12\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[20\] ALU:inst7\|74181:inst\|11 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[20\]\" to the node \"ALU:inst7\|74181:inst\|11\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[19\] ALU:inst7\|74181:inst1\|66 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[19\]\" to the node \"ALU:inst7\|74181:inst1\|66\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[18\] ALU:inst7\|74181:inst1\|66 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[18\]\" to the node \"ALU:inst7\|74181:inst1\|66\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[17\] lpm_ram_dq:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[17\]\" to the node \"lpm_ram_dq:inst9\|altram:sram\|altsyncram:ram_block\|altsyncram_ap71:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[14\] decodea:inst27\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[14\]\" to the node \"decodea:inst27\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[13\] decodea:inst27\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[13\]\" to the node \"decodea:inst27\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[12\] decodea:inst27\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[12\]\" to the node \"decodea:inst27\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[11\] decodeb:inst28\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[11\]\" to the node \"decodeb:inst28\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[10\] decodeb:inst28\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[10\]\" to the node \"decodeb:inst28\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[9\] decodeb:inst28\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[9\]\" to the node \"decodeb:inst28\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[8\] decodec:inst23\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[8\]\" to the node \"decodec:inst23\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[7\] decodec:inst23\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[7\]\" to the node \"decodec:inst23\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst32\|otri\[6\] decodec:inst23\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst32\|otri\[6\]\" to the node \"decodec:inst23\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684305101890 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1684305101890 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst31\|inst44 uARReg:inst31\|inst44~_emulated uARReg:inst31\|inst44~1 " "Register \"uARReg:inst31\|inst44\" is converted into an equivalent circuit using register \"uARReg:inst31\|inst44~_emulated\" and latch \"uARReg:inst31\|inst44~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/uARReg.bdf" { { 144 536 600 224 "inst44" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684305101890 "|Computer|uARReg:inst31|inst44"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst31\|inst43 uARReg:inst31\|inst43~_emulated uARReg:inst31\|inst43~1 " "Register \"uARReg:inst31\|inst43\" is converted into an equivalent circuit using register \"uARReg:inst31\|inst43~_emulated\" and latch \"uARReg:inst31\|inst43~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/uARReg.bdf" { { 24 536 600 104 "inst43" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684305101890 "|Computer|uARReg:inst31|inst43"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst31\|inst42 uARReg:inst31\|inst42~_emulated uARReg:inst31\|inst42~1 " "Register \"uARReg:inst31\|inst42\" is converted into an equivalent circuit using register \"uARReg:inst31\|inst42~_emulated\" and latch \"uARReg:inst31\|inst42~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/uARReg.bdf" { { 272 368 432 352 "inst42" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684305101890 "|Computer|uARReg:inst31|inst42"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst31\|inst41 uARReg:inst31\|inst41~_emulated uARReg:inst31\|inst41~1 " "Register \"uARReg:inst31\|inst41\" is converted into an equivalent circuit using register \"uARReg:inst31\|inst41~_emulated\" and latch \"uARReg:inst31\|inst41~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/uARReg.bdf" { { 144 368 432 224 "inst41" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684305101890 "|Computer|uARReg:inst31|inst41"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uARReg:inst31\|inst40 uARReg:inst31\|inst40~_emulated uARReg:inst31\|inst40~1 " "Register \"uARReg:inst31\|inst40\" is converted into an equivalent circuit using register \"uARReg:inst31\|inst40~_emulated\" and latch \"uARReg:inst31\|inst40~1\"" {  } { { "uARReg.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/uARReg.bdf" { { 24 368 432 104 "inst40" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684305101890 "|Computer|uARReg:inst31|inst40"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1684305101890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684305102046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684305103218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684305103218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "482 " "Implemented 482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684305103312 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684305103312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684305103312 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684305103312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684305103312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684305103343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 14:31:43 2023 " "Processing ended: Wed May 17 14:31:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684305103343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684305103343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684305103343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684305103343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684305104327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684305104327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 14:31:44 2023 " "Processing started: Wed May 17 14:31:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684305104327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684305104327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Computer -c Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684305104327 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1684305104405 ""}
{ "Info" "0" "" "Project  = Computer" {  } {  } 0 0 "Project  = Computer" 0 0 "Fitter" 0 0 1684305104405 ""}
{ "Info" "0" "" "Revision = Computer" {  } {  } 0 0 "Revision = Computer" 0 0 "Fitter" 0 0 1684305104405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684305104483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684305104483 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Computer EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684305104483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684305104515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684305104515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684305104686 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684305104702 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684305104843 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684305104843 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684305104843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684305104843 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684305104843 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684305104843 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684305104874 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 126 " "No exact pin location assignment(s) for 83 pins of 126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684305105254 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1684305105447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Computer.sdc " "Synopsys Design Constraints File file not found: 'Computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684305105447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684305105447 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684305105447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684305105447 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684305105447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing:inst19\|inst1  " "Automatically promoted node Timing:inst19\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst19\|inst2 " "Destination node Timing:inst19\|inst2" {  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 128 352 416 208 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst19\|inst12~0 " "Destination node Timing:inst19\|inst12~0" {  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 96 -200 -136 176 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T2~output " "Destination node T2~output" {  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 744 88 264 760 "T2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 128 240 304 208 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing:inst19\|inst  " "Automatically promoted node Timing:inst19\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a6 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 160 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a7 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 181 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a8 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 202 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a12 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 286 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a13 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 307 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a14 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 328 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a15 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 349 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a16 " "Destination node lpm_rom:inst32\|altrom:srom\|altsyncram:rom_block\|altsyncram_d101:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_d101.tdf" "" { Text "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/db/altsyncram_d101.tdf" 370 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst19\|inst1 " "Destination node Timing:inst19\|inst1" {  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 128 240 304 208 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing:inst19\|inst12~0 " "Destination node Timing:inst19\|inst12~0" {  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 96 -200 -136 176 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1684305105478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 128 120 184 208 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 408 680 744 456 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 544 688 752 592 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 736 688 752 784 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 160 688 752 208 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 56 688 752 104 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Registers_3:inst35\|inst  " "Automatically promoted node Registers_3:inst35\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Registers_3.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Registers_3.bdf" { { 440 512 576 488 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Registers_3:inst35\|inst6  " "Automatically promoted node Registers_3:inst35\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Registers_3.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Registers_3.bdf" { { 320 512 576 368 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Registers_3:inst35\|inst7  " "Automatically promoted node Registers_3:inst35\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Registers_3.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Registers_3.bdf" { { 240 512 576 288 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Registers_3:inst35\|inst8  " "Automatically promoted node Registers_3:inst35\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Registers_3.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Registers_3.bdf" { { 568 512 576 616 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst25  " "Automatically promoted node inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg8:inst24\|19 " "Destination node reg8:inst24\|19" {  } { { "reg8.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/reg8.bdf" { { 48 320 384 128 "19" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg8:inst24\|18 " "Destination node reg8:inst24\|18" {  } { { "reg8.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/reg8.bdf" { { 168 320 384 248 "18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Computer.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Computer.bdf" { { 880 688 752 928 "inst25" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing:inst19\|inst13  " "Automatically promoted node Timing:inst19\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684305105478 ""}  } { { "Timing.bdf" "" { Schematic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/Timing.bdf" { { 248 40 104 296 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684305105478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684305105681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684305105728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684305105728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684305105728 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "83 unused 2.5V 0 83 0 " "Number of I/O pins in group: 83 (unused VREF, 2.5V VCCIO, 0 input, 83 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1684305105728 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1684305105728 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1684305105728 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 29 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 17 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 32 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 38 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1684305105728 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1684305105728 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1684305105728 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684305105806 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684305105822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684305106634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684305106744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684305106759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684305110461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684305110461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684305110696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y0 X32_Y9 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y9" {  } { { "loc" "" { Generic "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y9"} { { 12 { 0 ""} 22 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684305112336 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684305112336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684305113992 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684305113992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684305113992 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684305114086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684305114101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684305114273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684305114273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684305114492 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684305114820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/output_files/Computer.fit.smsg " "Generated suppressed messages file C:/Users/TF/Desktop/Computer-0510 (2)/Computer_restored/output_files/Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684305115117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5718 " "Peak virtual memory: 5718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684305115554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 14:31:55 2023 " "Processing ended: Wed May 17 14:31:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684305115554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684305115554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684305115554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684305115554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684305116429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684305116429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 14:31:56 2023 " "Processing started: Wed May 17 14:31:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684305116429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684305116429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Computer -c Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684305116429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684305116632 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684305117595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684305117642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684305117845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 14:31:57 2023 " "Processing ended: Wed May 17 14:31:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684305117845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684305117845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684305117845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684305117845 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684305118454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684305118845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684305118845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 14:31:58 2023 " "Processing started: Wed May 17 14:31:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684305118845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305118845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Computer -c Computer " "Command: quartus_sta Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305118845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1684305118923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119216 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119418 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Computer.sdc " "Synopsys Design Constraints File file not found: 'Computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119449 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing:inst19\|inst Timing:inst19\|inst " "create_clock -period 1.000 -name Timing:inst19\|inst Timing:inst19\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684305119449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing:inst19\|inst1 Timing:inst19\|inst1 " "create_clock -period 1.000 -name Timing:inst19\|inst1 Timing:inst19\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684305119449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing:inst19\|inst2 Timing:inst19\|inst2 " "create_clock -period 1.000 -name Timing:inst19\|inst2 Timing:inst19\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684305119449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing:inst19\|inst3 Timing:inst19\|inst3 " "create_clock -period 1.000 -name Timing:inst19\|inst3 Timing:inst19\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684305119449 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1 CLK1 " "create_clock -period 1.000 -name CLK1 CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684305119449 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119449 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119449 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1684305119449 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1684305119465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1684305119512 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.231 " "Worst-case setup slack is -14.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.231            -488.861 Timing:inst19\|inst3  " "  -14.231            -488.861 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.975             -21.928 Timing:inst19\|inst  " "  -10.975             -21.928 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.292            -129.179 Timing:inst19\|inst1  " "  -10.292            -129.179 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.150            -170.748 Timing:inst19\|inst2  " "   -8.150            -170.748 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122              -9.485 CLK1  " "   -2.122              -9.485 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 Timing:inst19\|inst3  " "    0.141               0.000 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 Timing:inst19\|inst  " "    0.666               0.000 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 CLK1  " "    0.863               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288               0.000 Timing:inst19\|inst2  " "    1.288               0.000 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 Timing:inst19\|inst1  " "    1.338               0.000 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.142 " "Worst-case recovery slack is -11.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.142             -45.379 Timing:inst19\|inst1  " "  -11.142             -45.379 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.146             -33.168 Timing:inst19\|inst3  " "   -4.146             -33.168 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.496 " "Worst-case removal slack is 1.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496               0.000 Timing:inst19\|inst1  " "    1.496               0.000 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 Timing:inst19\|inst3  " "    1.709               0.000 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -31.908 Timing:inst19\|inst1  " "   -3.201             -31.908 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -6.402 Timing:inst19\|inst  " "   -3.201              -6.402 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.435 CLK1  " "   -3.000             -10.435 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -84.759 Timing:inst19\|inst3  " "   -1.487             -84.759 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 Timing:inst19\|inst2  " "   -1.487             -35.688 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305119558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119558 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1684305119761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305119777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1684305120105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.344 " "Worst-case setup slack is -13.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.344            -447.835 Timing:inst19\|inst3  " "  -13.344            -447.835 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.165             -20.188 Timing:inst19\|inst  " "  -10.165             -20.188 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.477            -118.429 Timing:inst19\|inst1  " "   -9.477            -118.429 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.410            -154.820 Timing:inst19\|inst2  " "   -7.410            -154.820 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056              -8.643 CLK1  " "   -2.056              -8.643 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.024 " "Worst-case hold slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 Timing:inst19\|inst3  " "   -0.024              -0.024 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 Timing:inst19\|inst  " "    0.620               0.000 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 CLK1  " "    0.737               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 Timing:inst19\|inst2  " "    0.859               0.000 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 Timing:inst19\|inst1  " "    1.210               0.000 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.191 " "Worst-case recovery slack is -10.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.191             -42.361 Timing:inst19\|inst1  " "  -10.191             -42.361 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.713             -29.704 Timing:inst19\|inst3  " "   -3.713             -29.704 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.509 " "Worst-case removal slack is 1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509               0.000 Timing:inst19\|inst1  " "    1.509               0.000 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705               0.000 Timing:inst19\|inst3  " "    1.705               0.000 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -31.908 Timing:inst19\|inst1  " "   -3.201             -31.908 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201              -6.402 Timing:inst19\|inst  " "   -3.201              -6.402 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.751 CLK1  " "   -3.000             -10.751 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -86.819 Timing:inst19\|inst3  " "   -1.487             -86.819 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -36.448 Timing:inst19\|inst2  " "   -1.487             -36.448 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120152 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1684305120433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1684305120543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.673 " "Worst-case setup slack is -5.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.673            -167.979 Timing:inst19\|inst3  " "   -5.673            -167.979 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.030              -7.974 Timing:inst19\|inst  " "   -4.030              -7.974 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.616             -41.919 Timing:inst19\|inst1  " "   -3.616             -41.919 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.670             -55.507 Timing:inst19\|inst2  " "   -2.670             -55.507 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -4.928 CLK1  " "   -1.213              -4.928 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 Timing:inst19\|inst  " "    0.242               0.000 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 Timing:inst19\|inst3  " "    0.293               0.000 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 CLK1  " "    0.494               0.000 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 Timing:inst19\|inst2  " "    0.510               0.000 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 Timing:inst19\|inst1  " "    0.526               0.000 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.020 " "Worst-case recovery slack is -4.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020             -15.547 Timing:inst19\|inst1  " "   -4.020             -15.547 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930              -7.440 Timing:inst19\|inst3  " "   -0.930              -7.440 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.368 " "Worst-case removal slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 Timing:inst19\|inst1  " "    0.368               0.000 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 Timing:inst19\|inst3  " "    0.598               0.000 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.964 CLK1  " "   -3.000              -8.964 CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 Timing:inst19\|inst3  " "   -1.000             -57.000 Timing:inst19\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Timing:inst19\|inst2  " "   -1.000             -24.000 Timing:inst19\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 Timing:inst19\|inst1  " "   -1.000             -18.000 Timing:inst19\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Timing:inst19\|inst  " "   -1.000              -2.000 Timing:inst19\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684305120589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305120589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305121214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305121214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684305121339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 14:32:01 2023 " "Processing ended: Wed May 17 14:32:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684305121339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684305121339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684305121339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305121339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1684305122011 ""}
