$comment
	File created using the following command:
		vcd file trabalhofinalcd.msim.vcd -direction
$end
$date
	Wed Apr 05 01:42:01 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module trabalhofinal_swap_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " confirm_sw $end
$var reg 1 # read $end
$var reg 1 $ sw0 $end
$var reg 1 % sw1 $end
$var reg 1 & sw2 $end
$var reg 1 ' sw3 $end
$var reg 1 ( sw4 $end
$var reg 1 ) sw5 $end
$var reg 1 * sw6 $end
$var reg 1 + sw7 $end
$var reg 1 , sw8 $end
$var reg 1 - sw9 $end
$var reg 1 . write $end
$var wire 1 / address_reg_out [7] $end
$var wire 1 0 address_reg_out [6] $end
$var wire 1 1 address_reg_out [5] $end
$var wire 1 2 address_reg_out [4] $end
$var wire 1 3 address_reg_out [3] $end
$var wire 1 4 address_reg_out [2] $end
$var wire 1 5 address_reg_out [1] $end
$var wire 1 6 address_reg_out [0] $end
$var wire 1 7 data_out [7] $end
$var wire 1 8 data_out [6] $end
$var wire 1 9 data_out [5] $end
$var wire 1 : data_out [4] $end
$var wire 1 ; data_out [3] $end
$var wire 1 < data_out [2] $end
$var wire 1 = data_out [1] $end
$var wire 1 > data_out [0] $end
$var wire 1 ? data_reg_out [7] $end
$var wire 1 @ data_reg_out [6] $end
$var wire 1 A data_reg_out [5] $end
$var wire 1 B data_reg_out [4] $end
$var wire 1 C data_reg_out [3] $end
$var wire 1 D data_reg_out [2] $end
$var wire 1 E data_reg_out [1] $end
$var wire 1 F data_reg_out [0] $end
$var wire 1 G morte [7] $end
$var wire 1 H morte [6] $end
$var wire 1 I morte [5] $end
$var wire 1 J morte [4] $end
$var wire 1 K morte [3] $end
$var wire 1 L morte [2] $end
$var wire 1 M morte [1] $end
$var wire 1 N morte [0] $end
$var wire 1 O sampler $end
$scope module i1 $end
$var wire 1 P gnd $end
$var wire 1 Q vcc $end
$var wire 1 R unknown $end
$var tri1 1 S devclrn $end
$var tri1 1 T devpor $end
$var tri1 1 U devoe $end
$var wire 1 V address_reg_out[7]~output_o $end
$var wire 1 W address_reg_out[6]~output_o $end
$var wire 1 X address_reg_out[5]~output_o $end
$var wire 1 Y address_reg_out[4]~output_o $end
$var wire 1 Z address_reg_out[3]~output_o $end
$var wire 1 [ address_reg_out[2]~output_o $end
$var wire 1 \ address_reg_out[1]~output_o $end
$var wire 1 ] address_reg_out[0]~output_o $end
$var wire 1 ^ data_out[7]~output_o $end
$var wire 1 _ data_out[6]~output_o $end
$var wire 1 ` data_out[5]~output_o $end
$var wire 1 a data_out[4]~output_o $end
$var wire 1 b data_out[3]~output_o $end
$var wire 1 c data_out[2]~output_o $end
$var wire 1 d data_out[1]~output_o $end
$var wire 1 e data_out[0]~output_o $end
$var wire 1 f data_reg_out[7]~output_o $end
$var wire 1 g data_reg_out[6]~output_o $end
$var wire 1 h data_reg_out[5]~output_o $end
$var wire 1 i data_reg_out[4]~output_o $end
$var wire 1 j data_reg_out[3]~output_o $end
$var wire 1 k data_reg_out[2]~output_o $end
$var wire 1 l data_reg_out[1]~output_o $end
$var wire 1 m data_reg_out[0]~output_o $end
$var wire 1 n morte[7]~output_o $end
$var wire 1 o morte[6]~output_o $end
$var wire 1 p morte[5]~output_o $end
$var wire 1 q morte[4]~output_o $end
$var wire 1 r morte[3]~output_o $end
$var wire 1 s morte[2]~output_o $end
$var wire 1 t morte[1]~output_o $end
$var wire 1 u morte[0]~output_o $end
$var wire 1 v clk~input_o $end
$var wire 1 w clk~inputclkctrl_outclk $end
$var wire 1 x sw7~input_o $end
$var wire 1 y confirm_sw~input_o $end
$var wire 1 z sw8~input_o $end
$var wire 1 { sw9~input_o $end
$var wire 1 | ADDRESS_REG|inst14|inst1|5~0_combout $end
$var wire 1 } ADDRESS_REG|inst14|inst2~q $end
$var wire 1 ~ sw6~input_o $end
$var wire 1 !! ADDRESS_REG|inst13|inst2~feeder_combout $end
$var wire 1 "! ADDRESS_REG|inst13|inst2~q $end
$var wire 1 #! sw5~input_o $end
$var wire 1 $! ADDRESS_REG|inst12|inst2~q $end
$var wire 1 %! sw4~input_o $end
$var wire 1 &! ADDRESS_REG|inst11|inst2~q $end
$var wire 1 '! sw3~input_o $end
$var wire 1 (! ADDRESS_REG|inst10|inst2~feeder_combout $end
$var wire 1 )! ADDRESS_REG|inst10|inst2~q $end
$var wire 1 *! sw2~input_o $end
$var wire 1 +! ADDRESS_REG|inst9|inst2~feeder_combout $end
$var wire 1 ,! ADDRESS_REG|inst9|inst2~q $end
$var wire 1 -! sw1~input_o $end
$var wire 1 .! ADDRESS_REG|inst8|inst2~feeder_combout $end
$var wire 1 /! ADDRESS_REG|inst8|inst2~q $end
$var wire 1 0! sw0~input_o $end
$var wire 1 1! ADDRESS_REG|inst|inst2~q $end
$var wire 1 2! DATA_REG|inst14|inst2~feeder_combout $end
$var wire 1 3! DATA_REG|inst14|inst1|5~0_combout $end
$var wire 1 4! DATA_REG|inst14|inst2~q $end
$var wire 1 5! inst|inst10|inst8|inst2~feeder_combout $end
$var wire 1 6! write~input_o $end
$var wire 1 7! inst|inst3|inst16|inst8~0_combout $end
$var wire 1 8! inst|inst3|inst16|inst7~0_combout $end
$var wire 1 9! inst|inst10|inst8|inst2~q $end
$var wire 1 :! inst|inst3|inst16|inst~0_combout $end
$var wire 1 ;! inst|inst8|inst8|inst2~q $end
$var wire 1 <! inst|inst9|inst8|inst2~feeder_combout $end
$var wire 1 =! inst|inst3|inst16|inst6~0_combout $end
$var wire 1 >! inst|inst9|inst8|inst2~q $end
$var wire 1 ?! inst|inst3|inst16|inst8~1_combout $end
$var wire 1 @! inst|inst11|inst8|inst2~q $end
$var wire 1 A! inst|inst5|inst6|41~0_combout $end
$var wire 1 B! inst|inst5|inst6|41~1_combout $end
$var wire 1 C! inst|inst13|inst8|inst2~feeder_combout $end
$var wire 1 D! inst|inst3|inst15|inst8~0_combout $end
$var wire 1 E! inst|inst3|inst15|inst6~0_combout $end
$var wire 1 F! inst|inst13|inst8|inst2~q $end
$var wire 1 G! inst|inst3|inst15|inst~0_combout $end
$var wire 1 H! inst|inst12|inst8|inst2~q $end
$var wire 1 I! inst|inst14|inst8|inst2~feeder_combout $end
$var wire 1 J! inst|inst3|inst15|inst7~0_combout $end
$var wire 1 K! inst|inst14|inst8|inst2~q $end
$var wire 1 L! inst|inst3|inst15|inst8~1_combout $end
$var wire 1 M! inst|inst15|inst8|inst2~q $end
$var wire 1 N! inst|inst5|inst6|41~2_combout $end
$var wire 1 O! inst|inst5|inst6|41~3_combout $end
$var wire 1 P! inst|inst18|inst8|inst2~feeder_combout $end
$var wire 1 Q! inst|inst3|inst13|inst8~0_combout $end
$var wire 1 R! inst|inst3|inst13|inst7~0_combout $end
$var wire 1 S! inst|inst18|inst8|inst2~q $end
$var wire 1 T! inst|inst3|inst13|inst~0_combout $end
$var wire 1 U! inst|inst16|inst8|inst2~q $end
$var wire 1 V! inst|inst17|inst8|inst2~feeder_combout $end
$var wire 1 W! inst|inst3|inst13|inst6~0_combout $end
$var wire 1 X! inst|inst17|inst8|inst2~q $end
$var wire 1 Y! inst|inst3|inst13|inst8~1_combout $end
$var wire 1 Z! inst|inst3|inst13|inst8~2_combout $end
$var wire 1 [! inst|inst19|inst8|inst2~q $end
$var wire 1 \! inst|inst5|inst6|41~4_combout $end
$var wire 1 ]! inst|inst5|inst6|41~5_combout $end
$var wire 1 ^! inst|inst5|inst6|41~6_combout $end
$var wire 1 _! inst|inst1|inst8|inst2~feeder_combout $end
$var wire 1 `! inst|inst3|inst17|inst8~0_combout $end
$var wire 1 a! inst|inst3|inst17|inst6~0_combout $end
$var wire 1 b! inst|inst1|inst8|inst2~q $end
$var wire 1 c! inst|inst3|inst17|inst~0_combout $end
$var wire 1 d! inst|inst|inst1|inst2~q $end
$var wire 1 e! inst|inst6|inst8|inst2~feeder_combout $end
$var wire 1 f! inst|inst3|inst17|inst7~0_combout $end
$var wire 1 g! inst|inst6|inst8|inst2~q $end
$var wire 1 h! inst|inst3|inst17|inst8~1_combout $end
$var wire 1 i! inst|inst7|inst8|inst2~q $end
$var wire 1 j! inst|inst5|inst6|41~7_combout $end
$var wire 1 k! inst|inst5|inst6|41~8_combout $end
$var wire 1 l! inst|inst5|inst6|41~9_combout $end
$var wire 1 m! read~input_o $end
$var wire 1 n! DATA_OUT_REG|inst14|inst2~q $end
$var wire 1 o! DATA_REG|inst13|inst2~feeder_combout $end
$var wire 1 p! DATA_REG|inst13|inst2~q $end
$var wire 1 q! inst|inst6|inst7|inst2~feeder_combout $end
$var wire 1 r! inst|inst6|inst7|inst2~q $end
$var wire 1 s! inst|inst14|inst7|inst2~q $end
$var wire 1 t! inst|inst10|inst7|inst2~feeder_combout $end
$var wire 1 u! inst|inst10|inst7|inst2~q $end
$var wire 1 v! inst|inst18|inst7|inst2~q $end
$var wire 1 w! inst|inst5|inst5|41~0_combout $end
$var wire 1 x! inst|inst5|inst5|41~1_combout $end
$var wire 1 y! inst|inst8|inst7|inst2~q $end
$var wire 1 z! inst|inst12|inst7|inst2~feeder_combout $end
$var wire 1 {! inst|inst12|inst7|inst2~q $end
$var wire 1 |! inst|inst16|inst7|inst2~q $end
$var wire 1 }! inst|inst5|inst5|41~7_combout $end
$var wire 1 ~! inst|inst5|inst5|41~8_combout $end
$var wire 1 !" inst|inst15|inst7|inst2~feeder_combout $end
$var wire 1 "" inst|inst15|inst7|inst2~q $end
$var wire 1 #" inst|inst7|inst7|inst2~q $end
$var wire 1 $" inst|inst19|inst7|inst2~q $end
$var wire 1 %" inst|inst11|inst7|inst2~feeder_combout $end
$var wire 1 &" inst|inst11|inst7|inst2~q $end
$var wire 1 '" inst|inst5|inst5|41~4_combout $end
$var wire 1 (" inst|inst5|inst5|41~5_combout $end
$var wire 1 )" inst|inst9|inst7|inst2~feeder_combout $end
$var wire 1 *" inst|inst9|inst7|inst2~q $end
$var wire 1 +" inst|inst1|inst7|inst2~q $end
$var wire 1 ," inst|inst13|inst7|inst2~feeder_combout $end
$var wire 1 -" inst|inst13|inst7|inst2~q $end
$var wire 1 ." inst|inst17|inst7|inst2~q $end
$var wire 1 /" inst|inst5|inst5|41~2_combout $end
$var wire 1 0" inst|inst5|inst5|41~3_combout $end
$var wire 1 1" inst|inst5|inst5|41~6_combout $end
$var wire 1 2" inst|inst5|inst5|41~9_combout $end
$var wire 1 3" DATA_OUT_REG|inst13|inst2~q $end
$var wire 1 4" DATA_REG|inst12|inst2~feeder_combout $end
$var wire 1 5" DATA_REG|inst12|inst2~q $end
$var wire 1 6" inst|inst12|inst6|inst2~feeder_combout $end
$var wire 1 7" inst|inst12|inst6|inst2~q $end
$var wire 1 8" inst|inst14|inst6|inst2~q $end
$var wire 1 9" inst|inst15|inst6|inst2~q $end
$var wire 1 :" inst|inst13|inst6|inst2~feeder_combout $end
$var wire 1 ;" inst|inst13|inst6|inst2~q $end
$var wire 1 <" inst|inst5|inst7|41~0_combout $end
$var wire 1 =" inst|inst5|inst7|41~1_combout $end
$var wire 1 >" inst|inst1|inst6|inst2~feeder_combout $end
$var wire 1 ?" inst|inst1|inst6|inst2~q $end
$var wire 1 @" inst|inst7|inst6|inst2~q $end
$var wire 1 A" inst|inst5|inst7|41~7_combout $end
$var wire 1 B" inst|inst6|inst6|inst2~q $end
$var wire 1 C" inst|inst5|inst7|41~8_combout $end
$var wire 1 D" inst|inst17|inst6|inst2~feeder_combout $end
$var wire 1 E" inst|inst17|inst6|inst2~q $end
$var wire 1 F" inst|inst16|inst6|inst2~q $end
$var wire 1 G" inst|inst18|inst6|inst2~feeder_combout $end
$var wire 1 H" inst|inst18|inst6|inst2~q $end
$var wire 1 I" inst|inst19|inst6|inst2~q $end
$var wire 1 J" inst|inst5|inst7|41~4_combout $end
$var wire 1 K" inst|inst5|inst7|41~5_combout $end
$var wire 1 L" inst|inst9|inst6|inst2~feeder_combout $end
$var wire 1 M" inst|inst9|inst6|inst2~q $end
$var wire 1 N" inst|inst8|inst6|inst2~q $end
$var wire 1 O" inst|inst10|inst6|inst2~feeder_combout $end
$var wire 1 P" inst|inst10|inst6|inst2~q $end
$var wire 1 Q" inst|inst11|inst6|inst2~q $end
$var wire 1 R" inst|inst5|inst7|41~2_combout $end
$var wire 1 S" inst|inst5|inst7|41~3_combout $end
$var wire 1 T" inst|inst5|inst7|41~6_combout $end
$var wire 1 U" inst|inst5|inst7|41~9_combout $end
$var wire 1 V" DATA_OUT_REG|inst12|inst2~q $end
$var wire 1 W" DATA_REG|inst11|inst2~q $end
$var wire 1 X" inst|inst1|inst5|inst2~feeder_combout $end
$var wire 1 Y" inst|inst1|inst5|inst2~q $end
$var wire 1 Z" inst|inst13|inst5|inst2~q $end
$var wire 1 [" inst|inst9|inst5|inst2~feeder_combout $end
$var wire 1 \" inst|inst9|inst5|inst2~q $end
$var wire 1 ]" inst|inst17|inst5|inst2~q $end
$var wire 1 ^" inst|inst5|inst8|41~0_combout $end
$var wire 1 _" inst|inst5|inst8|41~1_combout $end
$var wire 1 `" inst|inst12|inst5|inst2~q $end
$var wire 1 a" inst|inst8|inst5|inst2~feeder_combout $end
$var wire 1 b" inst|inst8|inst5|inst2~q $end
$var wire 1 c" inst|inst16|inst5|inst2~q $end
$var wire 1 d" inst|inst5|inst8|41~7_combout $end
$var wire 1 e" inst|inst5|inst8|41~8_combout $end
$var wire 1 f" inst|inst10|inst5|inst2~feeder_combout $end
$var wire 1 g" inst|inst10|inst5|inst2~q $end
$var wire 1 h" inst|inst6|inst5|inst2~q $end
$var wire 1 i" inst|inst18|inst5|inst2~q $end
$var wire 1 j" inst|inst14|inst5|inst2~feeder_combout $end
$var wire 1 k" inst|inst14|inst5|inst2~q $end
$var wire 1 l" inst|inst5|inst8|41~2_combout $end
$var wire 1 m" inst|inst5|inst8|41~3_combout $end
$var wire 1 n" inst|inst11|inst5|inst2~feeder_combout $end
$var wire 1 o" inst|inst11|inst5|inst2~q $end
$var wire 1 p" inst|inst7|inst5|inst2~q $end
$var wire 1 q" inst|inst19|inst5|inst2~q $end
$var wire 1 r" inst|inst15|inst5|inst2~feeder_combout $end
$var wire 1 s" inst|inst15|inst5|inst2~q $end
$var wire 1 t" inst|inst5|inst8|41~4_combout $end
$var wire 1 u" inst|inst5|inst8|41~5_combout $end
$var wire 1 v" inst|inst5|inst8|41~6_combout $end
$var wire 1 w" inst|inst5|inst8|41~9_combout $end
$var wire 1 x" DATA_OUT_REG|inst11|inst2~q $end
$var wire 1 y" DATA_REG|inst10|inst2~feeder_combout $end
$var wire 1 z" DATA_REG|inst10|inst2~q $end
$var wire 1 {" inst|inst8|inst4|inst2~feeder_combout $end
$var wire 1 |" inst|inst8|inst4|inst2~q $end
$var wire 1 }" inst|inst10|inst4|inst2~q $end
$var wire 1 ~" inst|inst9|inst4|inst2~feeder_combout $end
$var wire 1 !# inst|inst9|inst4|inst2~q $end
$var wire 1 "# inst|inst11|inst4|inst2~q $end
$var wire 1 ## inst|inst5|inst|41~0_combout $end
$var wire 1 $# inst|inst5|inst|41~1_combout $end
$var wire 1 %# inst|inst1|inst4|inst2~q $end
$var wire 1 &# inst|inst6|inst4|inst2~feeder_combout $end
$var wire 1 '# inst|inst6|inst4|inst2~q $end
$var wire 1 (# inst|inst7|inst4|inst2~q $end
$var wire 1 )# inst|inst5|inst|41~7_combout $end
$var wire 1 *# inst|inst5|inst|41~8_combout $end
$var wire 1 +# inst|inst14|inst4|inst2~feeder_combout $end
$var wire 1 ,# inst|inst14|inst4|inst2~q $end
$var wire 1 -# inst|inst15|inst4|inst2~q $end
$var wire 1 .# inst|inst5|inst|41~2_combout $end
$var wire 1 /# inst|inst12|inst4|inst2~q $end
$var wire 1 0# inst|inst13|inst4|inst2~feeder_combout $end
$var wire 1 1# inst|inst13|inst4|inst2~q $end
$var wire 1 2# inst|inst5|inst|41~3_combout $end
$var wire 1 3# inst|inst18|inst4|inst2~feeder_combout $end
$var wire 1 4# inst|inst18|inst4|inst2~q $end
$var wire 1 5# inst|inst16|inst4|inst2~q $end
$var wire 1 6# inst|inst19|inst4|inst2~q $end
$var wire 1 7# inst|inst17|inst4|inst2~feeder_combout $end
$var wire 1 8# inst|inst17|inst4|inst2~q $end
$var wire 1 9# inst|inst5|inst|41~4_combout $end
$var wire 1 :# inst|inst5|inst|41~5_combout $end
$var wire 1 ;# inst|inst5|inst|41~6_combout $end
$var wire 1 <# inst|inst5|inst|41~9_combout $end
$var wire 1 =# DATA_OUT_REG|inst10|inst2~q $end
$var wire 1 ># DATA_REG|inst9|inst2~feeder_combout $end
$var wire 1 ?# DATA_REG|inst9|inst2~q $end
$var wire 1 @# inst|inst6|inst3|inst2~feeder_combout $end
$var wire 1 A# inst|inst6|inst3|inst2~q $end
$var wire 1 B# inst|inst14|inst3|inst2~feeder_combout $end
$var wire 1 C# inst|inst14|inst3|inst2~q $end
$var wire 1 D# inst|inst10|inst3|inst2~feeder_combout $end
$var wire 1 E# inst|inst10|inst3|inst2~q $end
$var wire 1 F# inst|inst18|inst3|inst2~q $end
$var wire 1 G# inst|inst5|inst2|41~0_combout $end
$var wire 1 H# inst|inst5|inst2|41~1_combout $end
$var wire 1 I# inst|inst8|inst3|inst2~q $end
$var wire 1 J# inst|inst16|inst3|inst2~q $end
$var wire 1 K# inst|inst12|inst3|inst2~feeder_combout $end
$var wire 1 L# inst|inst12|inst3|inst2~q $end
$var wire 1 M# inst|inst5|inst2|41~7_combout $end
$var wire 1 N# inst|inst5|inst2|41~8_combout $end
$var wire 1 O# inst|inst15|inst3|inst2~feeder_combout $end
$var wire 1 P# inst|inst15|inst3|inst2~q $end
$var wire 1 Q# inst|inst7|inst3|inst2~q $end
$var wire 1 R# inst|inst19|inst3|inst2~q $end
$var wire 1 S# inst|inst11|inst3|inst2~feeder_combout $end
$var wire 1 T# inst|inst11|inst3|inst2~q $end
$var wire 1 U# inst|inst5|inst2|41~4_combout $end
$var wire 1 V# inst|inst5|inst2|41~5_combout $end
$var wire 1 W# inst|inst9|inst3|inst2~feeder_combout $end
$var wire 1 X# inst|inst9|inst3|inst2~q $end
$var wire 1 Y# inst|inst1|inst3|inst2~q $end
$var wire 1 Z# inst|inst13|inst3|inst2~feeder_combout $end
$var wire 1 [# inst|inst13|inst3|inst2~q $end
$var wire 1 \# inst|inst17|inst3|inst2~q $end
$var wire 1 ]# inst|inst5|inst2|41~2_combout $end
$var wire 1 ^# inst|inst5|inst2|41~3_combout $end
$var wire 1 _# inst|inst5|inst2|41~6_combout $end
$var wire 1 `# inst|inst5|inst2|41~9_combout $end
$var wire 1 a# DATA_OUT_REG|inst9|inst2~q $end
$var wire 1 b# DATA_REG|inst8|inst2~q $end
$var wire 1 c# inst|inst1|inst2|inst2~feeder_combout $end
$var wire 1 d# inst|inst1|inst2|inst2~q $end
$var wire 1 e# inst|inst7|inst2|inst2~q $end
$var wire 1 f# inst|inst5|inst3|41~7_combout $end
$var wire 1 g# inst|inst6|inst2|inst2~q $end
$var wire 1 h# inst|inst5|inst3|41~8_combout $end
$var wire 1 i# inst|inst15|inst2|inst2~q $end
$var wire 1 j# inst|inst13|inst2|inst2~feeder_combout $end
$var wire 1 k# inst|inst13|inst2|inst2~q $end
$var wire 1 l# inst|inst5|inst3|41~0_combout $end
$var wire 1 m# inst|inst14|inst2|inst2~feeder_combout $end
$var wire 1 n# inst|inst14|inst2|inst2~q $end
$var wire 1 o# inst|inst12|inst2|inst2~q $end
$var wire 1 p# inst|inst5|inst3|41~1_combout $end
$var wire 1 q# inst|inst17|inst2|inst2~feeder_combout $end
$var wire 1 r# inst|inst17|inst2|inst2~q $end
$var wire 1 s# inst|inst16|inst2|inst2~q $end
$var wire 1 t# inst|inst18|inst2|inst2~feeder_combout $end
$var wire 1 u# inst|inst18|inst2|inst2~q $end
$var wire 1 v# inst|inst19|inst2|inst2~q $end
$var wire 1 w# inst|inst5|inst3|41~4_combout $end
$var wire 1 x# inst|inst5|inst3|41~5_combout $end
$var wire 1 y# inst|inst9|inst2|inst2~feeder_combout $end
$var wire 1 z# inst|inst9|inst2|inst2~q $end
$var wire 1 {# inst|inst8|inst2|inst2~q $end
$var wire 1 |# inst|inst10|inst2|inst2~feeder_combout $end
$var wire 1 }# inst|inst10|inst2|inst2~q $end
$var wire 1 ~# inst|inst11|inst2|inst2~q $end
$var wire 1 !$ inst|inst5|inst3|41~2_combout $end
$var wire 1 "$ inst|inst5|inst3|41~3_combout $end
$var wire 1 #$ inst|inst5|inst3|41~6_combout $end
$var wire 1 $$ inst|inst5|inst3|41~9_combout $end
$var wire 1 %$ DATA_OUT_REG|inst8|inst2~q $end
$var wire 1 &$ DATA_REG|inst|inst2~q $end
$var wire 1 '$ inst|inst1|inst1|inst2~feeder_combout $end
$var wire 1 ($ inst|inst1|inst1|inst2~q $end
$var wire 1 )$ inst|inst13|inst1|inst2~q $end
$var wire 1 *$ inst|inst9|inst1|inst2~feeder_combout $end
$var wire 1 +$ inst|inst9|inst1|inst2~q $end
$var wire 1 ,$ inst|inst17|inst1|inst2~q $end
$var wire 1 -$ inst|inst5|inst4|41~0_combout $end
$var wire 1 .$ inst|inst5|inst4|41~1_combout $end
$var wire 1 /$ inst|inst12|inst1|inst2~q $end
$var wire 1 0$ inst|inst8|inst1|inst2~feeder_combout $end
$var wire 1 1$ inst|inst8|inst1|inst2~q $end
$var wire 1 2$ inst|inst16|inst1|inst2~q $end
$var wire 1 3$ inst|inst5|inst4|41~7_combout $end
$var wire 1 4$ inst|inst5|inst4|41~8_combout $end
$var wire 1 5$ inst|inst10|inst1|inst2~feeder_combout $end
$var wire 1 6$ inst|inst10|inst1|inst2~q $end
$var wire 1 7$ inst|inst6|inst1|inst2~q $end
$var wire 1 8$ inst|inst18|inst1|inst2~q $end
$var wire 1 9$ inst|inst14|inst1|inst2~feeder_combout $end
$var wire 1 :$ inst|inst14|inst1|inst2~q $end
$var wire 1 ;$ inst|inst5|inst4|41~2_combout $end
$var wire 1 <$ inst|inst5|inst4|41~3_combout $end
$var wire 1 =$ inst|inst7|inst1|inst2~feeder_combout $end
$var wire 1 >$ inst|inst7|inst1|inst2~q $end
$var wire 1 ?$ inst|inst11|inst1|inst2~feeder_combout $end
$var wire 1 @$ inst|inst11|inst1|inst2~q $end
$var wire 1 A$ inst|inst19|inst1|inst2~q $end
$var wire 1 B$ inst|inst15|inst1|inst2~feeder_combout $end
$var wire 1 C$ inst|inst15|inst1|inst2~q $end
$var wire 1 D$ inst|inst5|inst4|41~4_combout $end
$var wire 1 E$ inst|inst5|inst4|41~5_combout $end
$var wire 1 F$ inst|inst5|inst4|41~6_combout $end
$var wire 1 G$ inst|inst5|inst4|41~9_combout $end
$var wire 1 H$ DATA_OUT_REG|inst|inst2~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
1'
0(
0)
0*
0+
1,
1-
0.
06
05
04
03
02
01
00
0/
0>
0=
0<
0;
0:
09
08
07
0F
0E
0D
0C
0B
0A
0@
0?
0N
0M
0L
0K
0J
0I
0H
0G
xO
0P
1Q
xR
1S
1T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
1z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
1(!
0)!
0*!
0+!
0,!
1-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
$end
#10000
1!
1v
1w
0O
1d!
#20000
0!
0v
0w
1O
#30000
1!
1v
1w
0O
#40000
0!
0v
0w
1O
#50000
1!
1v
1w
0O
#60000
0!
0v
0w
1O
#70000
1!
1v
1w
0O
#80000
0!
0v
0w
1O
#90000
1!
1v
1w
0O
#100000
0!
0v
0w
1O
#110000
1!
1v
1w
0O
#120000
0!
0v
0w
1O
#130000
1!
1v
1w
0O
#140000
0!
0v
0w
1O
#150000
1!
1v
1w
0O
#160000
0!
0v
0w
1O
#170000
1!
1v
1w
0O
#180000
0!
0v
0w
1O
#190000
1!
1v
1w
0O
#200000
0!
0v
0w
1O
#210000
1!
1v
1w
0O
#220000
1"
0!
1y
0v
0w
1O
13!
#230000
1!
1v
1w
0O
1b#
1z"
1|#
1y#
1t#
1q#
1m#
1j#
1c#
17#
13#
10#
1+#
1&#
1~"
1{"
1l
1j
1E
1C
#240000
0!
0v
0w
1O
#250000
1!
1v
1w
0O
#260000
0!
0v
0w
1O
#270000
1!
1v
1w
0O
#280000
0!
0v
0w
1O
#290000
1!
1v
1w
0O
#300000
0"
0!
0y
0v
0w
1O
03!
#310000
1!
1v
1w
0O
#320000
0!
0v
0w
1O
#330000
1!
1v
1w
0O
#340000
0!
0v
0w
1O
#350000
1!
1v
1w
0O
#360000
0!
0v
0w
1O
#370000
1!
1v
1w
0O
#380000
0!
0v
0w
1O
#390000
1!
1v
1w
0O
#400000
0!
0v
0w
1O
#410000
1!
1v
1w
0O
#420000
0!
0v
0w
1O
#430000
1!
1v
1w
0O
#440000
0!
0v
0w
1O
#450000
1!
1v
1w
0O
#460000
0!
0v
0w
1O
#470000
1!
1v
1w
0O
#480000
0!
0v
0w
1O
#490000
1!
1v
1w
0O
#500000
0!
0v
0w
1O
#510000
0-
0,
1!
0{
0z
1v
1w
0O
#520000
0!
0v
0w
1O
#530000
1!
1v
1w
0O
#540000
0!
0v
0w
1O
#550000
1!
1v
1w
0O
#560000
0!
0v
0w
1O
#570000
1!
1v
1w
0O
#580000
0!
0v
0w
1O
#590000
1!
1v
1w
0O
#600000
1"
0!
1y
0v
0w
1O
1|
#610000
1!
1v
1w
0O
1/!
1)!
0Q!
17!
1\
1Z
15
13
#620000
0!
0v
0w
1O
#630000
1!
1v
1w
0O
#640000
0!
0v
0w
1O
#650000
1!
1v
1w
0O
#660000
0!
0v
0w
1O
#670000
1!
1v
1w
0O
#680000
0!
0v
0w
1O
#690000
1!
1v
1w
0O
#700000
0"
0!
0y
0v
0w
1O
0|
#710000
1!
1v
1w
0O
#720000
0!
0v
0w
1O
#730000
1!
1v
1w
0O
#740000
0!
0v
0w
1O
#750000
1!
1v
1w
0O
#760000
1#
0!
1m!
0v
0w
1O
#770000
1!
1v
1w
0O
#780000
0#
0!
0m!
0v
0w
1O
#790000
1!
1v
1w
0O
#800000
0!
0v
0w
1O
#810000
1!
1v
1w
0O
#820000
1.
0!
16!
0v
0w
1O
1Y!
1=!
#830000
1!
1v
1w
0O
1z#
1!#
1"$
1##
1#$
1$#
1$$
1<#
1t
1r
1M
1K
#840000
0.
0!
06!
0v
0w
1O
0Y!
0=!
#850000
1!
1v
1w
0O
#860000
0!
0v
0w
1O
#870000
1#
1!
1m!
1v
1w
0O
1%$
1=#
1d
1b
1=
1;
#880000
0!
0v
0w
1O
#890000
0#
1!
0m!
1v
1w
0O
#900000
0!
0v
0w
1O
#910000
1!
1v
1w
0O
#920000
0!
0v
0w
1O
#930000
1!
1v
1w
0O
#940000
0!
0v
0w
1O
#950000
1!
1v
1w
0O
#960000
0!
0v
0w
1O
#970000
1!
1v
1w
0O
#980000
0!
0v
0w
1O
#990000
1!
1v
1w
0O
#1000000
