// Seed: 947748893
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3, id_4;
  assign module_2.id_2 = 0;
  initial begin : LABEL_0
    id_3 <= 1;
  end
endmodule
module module_1 ();
  always id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wand id_6, id_7 = 1, id_8;
  nor primCall (id_1, id_7, id_3, id_5, id_8, id_2);
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  wire id_9;
endmodule
