# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 36
set hasByteEnable 0
set MemName falcon_vrfy_startjbC
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 64
set AddrRange 24
set AddrWd 5
set TrueReset 0
set IsROM 1
set ROMData { "0000000000000000000000000000000000000000000000000000000000000001" "0000000000000000000000000000000000000000000000001000000010000010" "1000000000000000000000000000000000000000000000001000000010001010" "1000000000000000000000000000000010000000000000001000000000000000" "0000000000000000000000000000000000000000000000001000000010001011" "0000000000000000000000000000000010000000000000000000000000000001" "1000000000000000000000000000000010000000000000001000000010000001" "1000000000000000000000000000000000000000000000001000000000001001" "0000000000000000000000000000000000000000000000000000000010001010" "0000000000000000000000000000000000000000000000000000000010001000" "0000000000000000000000000000000010000000000000001000000000001001" "0000000000000000000000000000000010000000000000000000000000001010" "0000000000000000000000000000000010000000000000001000000010001011" "1000000000000000000000000000000000000000000000000000000010001011" "1000000000000000000000000000000000000000000000001000000010001001" "1000000000000000000000000000000000000000000000001000000000000011" "1000000000000000000000000000000000000000000000001000000000000010" "1000000000000000000000000000000000000000000000000000000010000000" "0000000000000000000000000000000000000000000000001000000000001010" "1000000000000000000000000000000010000000000000000000000000001010" "1000000000000000000000000000000010000000000000001000000010000001" "1000000000000000000000000000000000000000000000001000000010000000" "0000000000000000000000000000000010000000000000000000000000000001" "1000000000000000000000000000000010000000000000001000000000001000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name fv_sc_dbuf_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename fv_sc_dbuf_0 \
    op interface \
    ports { fv_sc_dbuf_0_address0 { O 8 vector } fv_sc_dbuf_0_ce0 { O 1 bit } fv_sc_dbuf_0_we0 { O 1 bit } fv_sc_dbuf_0_d0 { O 8 vector } fv_sc_dbuf_0_q0 { I 8 vector } fv_sc_dbuf_0_address1 { O 8 vector } fv_sc_dbuf_0_ce1 { O 1 bit } fv_sc_dbuf_0_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'fv_sc_dbuf_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name fv_sc_A_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename fv_sc_A_0 \
    op interface \
    ports { fv_sc_A_0_address0 { O 5 vector } fv_sc_A_0_ce0 { O 1 bit } fv_sc_A_0_we0 { O 1 bit } fv_sc_A_0_d0 { O 64 vector } fv_sc_A_0_q0 { I 64 vector } fv_sc_A_0_address1 { O 5 vector } fv_sc_A_0_ce1 { O 1 bit } fv_sc_A_0_we1 { O 1 bit } fv_sc_A_0_d1 { O 64 vector } fv_sc_A_0_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'fv_sc_A_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name r \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename r \
    op interface \
    ports { r_address0 { O 13 vector } r_ce0 { O 1 bit } r_q0 { I 8 vector } r_address1 { O 13 vector } r_ce1 { O 1 bit } r_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'r'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 64 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


