

================================================================
== Vitis HLS Report for 'wedgePatch_init'
================================================================
* Date:           Tue Jul 30 23:06:14 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.682 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      219|      220|  2.190 us|  2.200 us|  219|  220|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter  |      160|      160|         2|          1|          1|   160|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 96" [patchMaker.cpp:87]   --->   Operation 11 'getelementptr' 'wp_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wp_parameters_addr_1 = getelementptr i32 %wp_parameters, i64 0, i64 24" [patchMaker.cpp:89]   --->   Operation 12 'getelementptr' 'wp_parameters_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%store_ln87 = store i32 22000100, i7 %wp_parameters_addr" [patchMaker.cpp:87]   --->   Operation 13 'store' 'store_ln87' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%store_ln89 = store i32 0, i7 %wp_parameters_addr_1" [patchMaker.cpp:89]   --->   Operation 14 'store' 'store_ln89' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%wp_parameters_addr_2 = getelementptr i32 %wp_parameters, i64 0, i64 30" [patchMaker.cpp:90]   --->   Operation 15 'getelementptr' 'wp_parameters_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%wp_parameters_addr_3 = getelementptr i32 %wp_parameters, i64 0, i64 36" [patchMaker.cpp:91]   --->   Operation 16 'getelementptr' 'wp_parameters_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.60ns)   --->   "%store_ln90 = store i32 0, i7 %wp_parameters_addr_2" [patchMaker.cpp:90]   --->   Operation 17 'store' 'store_ln90' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 18 [1/1] (0.60ns)   --->   "%store_ln91 = store i32 0, i7 %wp_parameters_addr_3" [patchMaker.cpp:91]   --->   Operation 18 'store' 'store_ln91' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%wp_parameters_addr_4 = getelementptr i32 %wp_parameters, i64 0, i64 42" [patchMaker.cpp:92]   --->   Operation 19 'getelementptr' 'wp_parameters_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%wp_parameters_addr_5 = getelementptr i32 %wp_parameters, i64 0, i64 102" [patchMaker.cpp:107]   --->   Operation 20 'getelementptr' 'wp_parameters_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.60ns)   --->   "%store_ln92 = store i32 0, i7 %wp_parameters_addr_4" [patchMaker.cpp:92]   --->   Operation 21 'store' 'store_ln92' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln94 = br void" [patchMaker.cpp:94]   --->   Operation 22 'br' 'br_ln94' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 4.46>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln94, void %.split4" [patchMaker.cpp:94]   --->   Operation 23 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %select_ln94_1, void %.split4" [patchMaker.cpp:94]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln98_2, void %.split4" [patchMaker.cpp:98]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%a = phi i5 0, void, i5 %select_ln98_1, void %.split4" [patchMaker.cpp:98]   --->   Operation 26 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%b = phi i2 0, void, i2 %add_ln101, void %.split4" [patchMaker.cpp:101]   --->   Operation 27 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln94 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:94]   --->   Operation 28 'add' 'add_ln94' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.58ns)   --->   "%icmp_ln94 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:94]   --->   Operation 30 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split4, void" [patchMaker.cpp:94]   --->   Operation 31 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.57ns)   --->   "%i_2 = add i3 %i, i3 1" [patchMaker.cpp:94]   --->   Operation 32 'add' 'i_2' <Predicate = (!icmp_ln94)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.59ns)   --->   "%icmp_ln98 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:98]   --->   Operation 33 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln94 = select i1 %icmp_ln98, i5 0, i5 %a" [patchMaker.cpp:94]   --->   Operation 34 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln94_1 = select i1 %icmp_ln98, i3 %i_2, i3 %i" [patchMaker.cpp:94]   --->   Operation 35 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln94_1, i4 0" [patchMaker.cpp:103]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i7 %tmp" [patchMaker.cpp:98]   --->   Operation 37 'zext' 'zext_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%xor_ln94 = xor i1 %icmp_ln98, i1 1" [patchMaker.cpp:94]   --->   Operation 38 'xor' 'xor_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.34ns)   --->   "%icmp_ln101 = icmp_eq  i2 %b, i2 2" [patchMaker.cpp:101]   --->   Operation 39 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln94)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln94 = and i1 %icmp_ln101, i1 %xor_ln94" [patchMaker.cpp:94]   --->   Operation 40 'and' 'and_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln98 = add i5 %select_ln94, i5 1" [patchMaker.cpp:98]   --->   Operation 41 'add' 'add_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln98)   --->   "%or_ln98 = or i1 %and_ln94, i1 %icmp_ln98" [patchMaker.cpp:98]   --->   Operation 42 'or' 'or_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln98 = select i1 %or_ln98, i2 0, i2 %b" [patchMaker.cpp:98]   --->   Operation 43 'select' 'select_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.27ns)   --->   "%select_ln98_1 = select i1 %and_ln94, i5 %add_ln98, i5 %select_ln94" [patchMaker.cpp:98]   --->   Operation 44 'select' 'select_ln98_1' <Predicate = (!icmp_ln94)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %select_ln98_1" [patchMaker.cpp:103]   --->   Operation 45 'zext' 'zext_ln103' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln103 = add i8 %zext_ln98, i8 %zext_ln103" [patchMaker.cpp:103]   --->   Operation 46 'add' 'add_ln103' <Predicate = (!icmp_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_1)   --->   "%empty_31 = shl i8 %add_ln103, i8 1" [patchMaker.cpp:103]   --->   Operation 47 'shl' 'empty_31' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_1)   --->   "%zext_ln103_1 = zext i2 %select_ln98" [patchMaker.cpp:103]   --->   Operation 48 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln103_1 = add i8 %empty_31, i8 %zext_ln103_1" [patchMaker.cpp:103]   --->   Operation 49 'add' 'add_ln103_1' <Predicate = (!icmp_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i8 %add_ln103_1" [patchMaker.cpp:103]   --->   Operation 50 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%superpointsI_addr = getelementptr i32 %superpointsI, i64 0, i64 %zext_ln103_2" [patchMaker.cpp:103]   --->   Operation 51 'getelementptr' 'superpointsI_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.19ns)   --->   "%superpointsI_load = load i8 %superpointsI_addr" [patchMaker.cpp:103]   --->   Operation 52 'load' 'superpointsI_load' <Predicate = (!icmp_ln94)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 53 [1/1] (0.43ns)   --->   "%add_ln101 = add i2 %select_ln98, i2 1" [patchMaker.cpp:101]   --->   Operation 53 'add' 'add_ln101' <Predicate = (!icmp_ln94)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln98_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:98]   --->   Operation 54 'add' 'add_ln98_1' <Predicate = (!icmp_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.30ns)   --->   "%select_ln98_2 = select i1 %icmp_ln98, i7 1, i7 %add_ln98_1" [patchMaker.cpp:98]   --->   Operation 55 'select' 'select_ln98_2' <Predicate = (!icmp_ln94)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @wedgePatch_init_perSuperpoint_wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @wedgePatch_init_perPoint_wedgePatch_init_perParameter_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln103_2" [patchMaker.cpp:103]   --->   Operation 61 'getelementptr' 'wp_superpoints_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [patchMaker.cpp:101]   --->   Operation 62 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (1.19ns)   --->   "%superpointsI_load = load i8 %superpointsI_addr" [patchMaker.cpp:103]   --->   Operation 63 'load' 'superpointsI_load' <Predicate = (!icmp_ln94)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 64 [1/1] (1.19ns)   --->   "%store_ln103 = store i32 %superpointsI_load, i8 %wp_superpoints_addr" [patchMaker.cpp:103]   --->   Operation 64 'store' 'store_ln103' <Predicate = (!icmp_ln94)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.60>
ST_6 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln107 = store i32 5, i7 %wp_parameters_addr_5" [patchMaker.cpp:107]   --->   Operation 66 'store' 'store_ln107' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln109 = call void @getParallelograms, i32 %wp_superpoints, i32 %wp_parameters, i35 %radiiDivisionList" [patchMaker.cpp:109]   --->   Operation 67 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln109 = call void @getParallelograms, i32 %wp_superpoints, i32 %wp_parameters, i35 %radiiDivisionList" [patchMaker.cpp:109]   --->   Operation 68 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln111 = call void @get_acceptanceCorners, i32 %wp_parameters" [patchMaker.cpp:111]   --->   Operation 69 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln111 = call void @get_acceptanceCorners, i32 %wp_parameters" [patchMaker.cpp:111]   --->   Operation 70 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [patchMaker.cpp:112]   --->   Operation 71 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.6ns
The critical path consists of the following:
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:87) [6]  (0 ns)
	'store' operation ('store_ln87', patchMaker.cpp:87) of constant 22000100 on array 'wp_parameters' [12]  (0.6 ns)

 <State 2>: 0.6ns
The critical path consists of the following:
	'getelementptr' operation ('wp_parameters_addr_2', patchMaker.cpp:90) [8]  (0 ns)
	'store' operation ('store_ln90', patchMaker.cpp:90) of constant 0 on array 'wp_parameters' [14]  (0.6 ns)

 <State 3>: 0.6ns
The critical path consists of the following:
	'getelementptr' operation ('wp_parameters_addr_4', patchMaker.cpp:92) [10]  (0 ns)
	'store' operation ('store_ln92', patchMaker.cpp:92) of constant 0 on array 'wp_parameters' [16]  (0.6 ns)

 <State 4>: 4.47ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', patchMaker.cpp:98) with incoming values : ('select_ln98_2', patchMaker.cpp:98) [21]  (0 ns)
	'icmp' operation ('icmp_ln98', patchMaker.cpp:98) [32]  (0.6 ns)
	'select' operation ('select_ln94', patchMaker.cpp:94) [33]  (0.278 ns)
	'add' operation ('add_ln98', patchMaker.cpp:98) [41]  (0.707 ns)
	'select' operation ('select_ln98_1', patchMaker.cpp:98) [45]  (0.278 ns)
	'add' operation ('add_ln103', patchMaker.cpp:103) [47]  (0.706 ns)
	'shl' operation ('empty_31', patchMaker.cpp:103) [48]  (0 ns)
	'add' operation ('add_ln103_1', patchMaker.cpp:103) [51]  (0.705 ns)
	'getelementptr' operation ('superpointsI_addr', patchMaker.cpp:103) [54]  (0 ns)
	'load' operation ('superpointsI_load', patchMaker.cpp:103) on array 'superpointsI' [56]  (1.2 ns)

 <State 5>: 2.39ns
The critical path consists of the following:
	'load' operation ('superpointsI_load', patchMaker.cpp:103) on array 'superpointsI' [56]  (1.2 ns)
	'store' operation ('store_ln103', patchMaker.cpp:103) of variable 'superpointsI_load', patchMaker.cpp:103 on array 'wp_superpoints' [57]  (1.2 ns)

 <State 6>: 0.6ns
The critical path consists of the following:
	'store' operation ('store_ln107', patchMaker.cpp:107) of constant 5 on array 'wp_parameters' [63]  (0.6 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
