#HSLIDE

## LAB 7 Questions

#HSLIDE

### LCD Bus Interface

* Parallel 24-bit RGB Interface
* 8-bit per color (16,777,216 total)
* DOTCLK, HSYNC, VSYNC Timing Signals
* 9 MHz Clock, 60 fps

#HSLIDE

**HSYNC Timing**

![HSYNC Timing](https://raw.githubusercontent.com/CWRU-EECS301/Documentation/master/Lectures/Lecture13/hsync_timing.png)

#HSLIDE

**VSYNC Timing**

![VSYNC Timing](https://raw.githubusercontent.com/CWRU-EECS301/Documentation/master/Lectures/Lecture13/vsync_timing.png)

#HSLIDE

### Signal Clock Domain Crossing

* Signal Synchronization (Slow to Fast)
* Signal Sync Edge Detection
* Control Flag (Fast to Slow)
* Control Handshake

#HSLIDE

### Bus Clock Domain Crossing

* True-Dual Port Block RAM
* FIFO
* Mailbox




