/*
 * T1040D4RDB Device Tree Source
 *
 * Copyright 2015 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *	 notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *	 notice, this list of conditions and the following disclaimer in the
 *	 documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *	 names of its contributors may be used to endorse or promote products
 *	 derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/include/ "t104xsi-pre.dtsi"
/include/ "t104xd4rdb.dtsi"

/ {
	model = "fsl,T1040D4RDB";
	compatible = "fsl,T1040D4RDB";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&mpic>;

	aliases {
		phy_rgmii_0 = &phy_rgmii_0;
		phy_rgmii_1 = &phy_rgmii_1;
		phy_sgmii_2 = &phy_sgmii_2;
	};

	soc: soc@ffe000000 {
		fman0: fman@400000 {
			rcpm-wakeup = <&rcpm 0x00000008>;

			enet0: ethernet@e0000 {
				fixed-link = <0 1 1000 0 0>;
				phy-connection-type = "sgmii";
				rcpm-wakeup = <&rcpm 0x80000000>;
			};

			enet1: ethernet@e2000 {
				fixed-link = <1 1 1000 0 0>;
				phy-connection-type = "sgmii";
				rcpm-wakeup = <&rcpm 0x40000000>;
			};

			enet2: ethernet@e4000 {
				phy-handle = <&phy_sgmii_2>;
				phy-connection-type = "sgmii";
				rcpm-wakeup = <&rcpm 0x20000000>;
			};

			enet3: ethernet@e6000 {
				phy-handle = <&phy_rgmii_0>;
				phy-connection-type = "rgmii";
				rcpm-wakeup = <&rcpm 0x10000000>;
			};

			enet4: ethernet@e8000 {
				phy-handle = <&phy_rgmii_1>;
				phy-connection-type = "rgmii";
				rcpm-wakeup = <&rcpm 0x08000000>;
			};

			mdio0: mdio@fc000 {
				phy_sgmii_2: ethernet-phy@01 {
					reg = <0x01>;
				};
				phy_rgmii_0: ethernet-phy@04 {
					reg = <0x04>;
				};
				phy_rgmii_1: ethernet-phy@05 {
					reg = <0x05>;
				};
				phy_qsgmii_0: ethernet-phy@08 {
					reg = <0x08>;
					interrupts = <0 1 0 0>;
				};
				phy_qsgmii_1: ethernet-phy@09 {
					reg = <0x09>;
					interrupts = <0 1 0 0>;
				};
				phy_qsgmii_2: ethernet-phy@0a {
					reg = <0x0a>;
					interrupts = <0 1 0 0>;
				};
				phy_qsgmii_3: ethernet-phy@0b {
					reg = <0x0b>;
					interrupts = <0 1 0 0>;
				};
				phy_qsgmii_4: ethernet-phy@0c {
					reg = <0x0c>;
					interrupts = <0 1 0 0>;
				};
				phy_qsgmii_5: ethernet-phy@0d {
					reg = <0x0d>;
					interrupts = <0 1 0 0>;
				};
				phy_qsgmii_6: ethernet-phy@0e {
					reg = <0x0e>;
					interrupts = <0 1 0 0>;
				};
				phy_qsgmii_7: ethernet-phy@0f {
					reg = <0x0f>;
					interrupts = <0 1 0 0>;
				};
			};
		};

		l2switch: l2switch@800000 {
			port@100000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_0>;
				};
			port@110000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_1>;
			};
			port@120000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_2>;
			};
			port@130000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_3>;
			};
			port@140000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_4>;
			};
			port@150000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_5>;
			};
			port@160000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_6>;
			};
			port@170000 {
				phy-connection-type = "qsgmii";
				phy-handle = <&phy_qsgmii_7>;
			};
		};

		spi@110000 {
			slic@1 {
				compatible = "maxim,ds26522";
				reg = <1>;
				spi-max-frequency = <2000000>;
			};

			slic@2 {
				compatible = "maxim,ds26522";
				reg = <2>;
				spi-max-frequency = <2000000>;
			};
		};
	};

	fsl,dpaa {
		compatible = "fsl,t1040-dpaa", "fsl,dpaa";
		ethernet@0 {
			compatible = "fsl,t1040-dpa-ethernet",
					"fsl,dpa-ethernet";
			fsl,fman-mac = <&enet0>;
		};
		ethernet@1 {
			compatible = "fsl,t1040-dpa-ethernet",
					"fsl,dpa-ethernet";
			fsl,fman-mac = <&enet1>;
		};
		ethernet@2 {
			compatible = "fsl,t1040-dpa-ethernet",
					"fsl,dpa-ethernet";
			fsl,fman-mac = <&enet2>;
		};
		ethernet@3 {
			compatible = "fsl,t1040-dpa-ethernet",
					"fsl,dpa-ethernet";
			fsl,fman-mac = <&enet3>;
		};
		ethernet@4 {
			compatible = "fsl,t1040-dpa-ethernet",
					"fsl,dpa-ethernet";
			fsl,fman-mac = <&enet4>;
		};
	};
};

#include "t1040si-post.dtsi"
/include/ "qoriq-dpaa-res3.dtsi"
