verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/ec67/hdl" --include "../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/6b2b/hdl" --include "../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog" --include "../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_shell_top_0_0/drivers/shell_top_v1_0/src" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_processing_system7_0_0/sim/bd_ocm_tmr_processing_system7_0_0.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_ap_s_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_aw_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_bi_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_Block_entry44_proc.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_Block_entry_proc_proc.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_ca_m_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_control_s_axi.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_fifo_w2_d2_S.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_flow_control_loop_pipe_sequential_init.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_hls_deadlock_detection_unit.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_mac_muladd_8ns_8s_20s_20_4_1.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_mac_muladd_8s_8ns_20s_20_4_1.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_mul_14ns_14ns_28_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_mul_16ns_14ns_28_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_mul_16ns_14ns_30_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_mul_16ns_16ns_32_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_mul_17s_16ns_32_1_1.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_sa_reset.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top_sa_store.v" \
"../../../../sa.gen/sources_1/bd/bd_ocm_tmr/ipshared/312d/hdl/verilog/shell_top.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_shell_top_0_0/sim/bd_ocm_tmr_shell_top_0_0.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_xbar_0/sim/bd_ocm_tmr_xbar_0.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_pc_0/sim/bd_ocm_tmr_auto_pc_0.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_xbar_1/sim/bd_ocm_tmr_xbar_1.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/sim/bd_ocm_tmr_auto_us_0.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/sim/bd_ocm_tmr_auto_us_1.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/sim/bd_ocm_tmr_auto_us_2.v" \
"../../../bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_pc_1/sim/bd_ocm_tmr_auto_pc_1.v" \
"../../../bd/bd_ocm_tmr/sim/bd_ocm_tmr.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
