<stg><name>merge_trio_streams_FINAL_Pipeline_VITIS_LOOP_368_1</name>


<trans_list>

<trans id="296" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_req_dist = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_req_dist"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_req_id = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_req_id"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %dist_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dist_1_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %dist_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dist_2_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %dist_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dist_3_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %empty_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %id_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="id_1_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %id_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="id_2_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %id_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="id_3_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %stream1_read_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream1_read_count"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %stream2_read_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream2_read_count"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %stream3_read_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream3_read_count"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_id_output_write_resp_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_output_write_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %hiermerge_id_output_write_addr, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_output_write_resp_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_output_write_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %hiermerge_dist_output_write_addr, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %dist_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dist_1

]]></Node>
<StgValue><ssdm name="dist_1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %trunc_ln_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %dist_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dist_2

]]></Node>
<StgValue><ssdm name="dist_2_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %trunc_ln85_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln85_1

]]></Node>
<StgValue><ssdm name="trunc_ln85_1_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %dist_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dist_3

]]></Node>
<StgValue><ssdm name="dist_3_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %trunc_ln85_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln85_2

]]></Node>
<StgValue><ssdm name="trunc_ln85_2_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %id_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id_1

]]></Node>
<StgValue><ssdm name="id_1_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %id_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id_2

]]></Node>
<StgValue><ssdm name="id_2_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %id_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id_3

]]></Node>
<StgValue><ssdm name="id_3_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i32 1, i32 %stream3_read_count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 1, i32 %stream2_read_count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i32 1, i32 %stream1_read_count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i32 %id_3_read, i32 %id_3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i32 %id_2_read, i32 %id_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i32 %id_1_read, i32 %id_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i32 %trunc_ln85_2_read, i32 %empty_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i32 %trunc_ln85_2_read, i32 %empty_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i32 %dist_3_read, i32 %dist_3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i32 %trunc_ln85_1_read, i32 %empty_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i32 %trunc_ln85_1_read, i32 %empty_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i32 %dist_2_read, i32 %dist_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i32 %trunc_ln_read, i32 %empty_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i32 %trunc_ln_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i32 %dist_1_read, i32 %dist_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %store_ln0 = store i32 9, i32 %i_req_id

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %store_ln0 = store i32 9, i32 %i_req_dist

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:56 %store_ln0 = store i4 9, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:57 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %k_2 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %i_req_dist_8 = load i32 %i_req_dist

]]></Node>
<StgValue><ssdm name="i_req_dist_8"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %i_req_id_8 = load i32 %i_req_id

]]></Node>
<StgValue><ssdm name="i_req_id_8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %dist_1_2 = load i32 %dist_1_1

]]></Node>
<StgValue><ssdm name="dist_1_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:4 %dist_2_3 = load i32 %dist_2_1

]]></Node>
<StgValue><ssdm name="dist_2_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:5 %dist_3_3 = load i32 %dist_3_1

]]></Node>
<StgValue><ssdm name="dist_3_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:6 %stream1_read_count_3 = load i32 %stream1_read_count

]]></Node>
<StgValue><ssdm name="stream1_read_count_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:7 %stream2_read_count_3 = load i32 %stream2_read_count

]]></Node>
<StgValue><ssdm name="stream2_read_count_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:8 %stream3_read_count_3 = load i32 %stream3_read_count

]]></Node>
<StgValue><ssdm name="stream3_read_count_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:10 %icmp_ln368 = icmp_eq  i4 %k_2, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:12 %br_ln368 = br i1 %icmp_ln368, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:14 %tmp_5 = fcmp_ole  i32 %dist_1_2, i32 %dist_2_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:21 %tmp_7 = fcmp_ole  i32 %dist_1_2, i32 %dist_3_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %p_load63 = load i32 %empty_15

]]></Node>
<StgValue><ssdm name="p_load63"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:1 %p_load61 = load i32 %empty_17

]]></Node>
<StgValue><ssdm name="p_load61"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:2 %p_load = load i32 %empty_19

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:3 %id_1_1_load = load i32 %id_1_1

]]></Node>
<StgValue><ssdm name="id_1_1_load"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:4 %id_2_1_load = load i32 %id_2_1

]]></Node>
<StgValue><ssdm name="id_2_1_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:5 %id_3_1_load = load i32 %id_3_1

]]></Node>
<StgValue><ssdm name="id_3_1_load"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:6 %write_ln416 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stream3_read_count_out, i32 %stream3_read_count_3

]]></Node>
<StgValue><ssdm name="write_ln416"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:7 %write_ln399 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stream2_read_count_out, i32 %stream2_read_count_3

]]></Node>
<StgValue><ssdm name="write_ln399"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:8 %write_ln382 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stream1_read_count_out, i32 %stream1_read_count_3

]]></Node>
<StgValue><ssdm name="write_ln382"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_3_1_out, i32 %id_3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_2_1_out, i32 %id_2_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_1_1_out, i32 %id_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dist_3_1_out, i32 %dist_3_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %p_load61

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dist_2_1_out, i32 %dist_2_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %p_load63

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %dist_1_1_out, i32 %dist_1_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:18 %write_ln138 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %i_req_id_out, i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:19 %write_ln126 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %i_req_dist_out, i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0">
<![CDATA[
for.end.exitStub:20 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:0 %specloopname_ln364 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln364"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
for.body.split:1 %bitcast_ln370 = bitcast i32 %dist_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln370"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:2 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln370, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="32">
<![CDATA[
for.body.split:3 %trunc_ln370 = trunc i32 %bitcast_ln370

]]></Node>
<StgValue><ssdm name="trunc_ln370"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
for.body.split:4 %bitcast_ln370_1 = bitcast i32 %dist_2_3

]]></Node>
<StgValue><ssdm name="bitcast_ln370_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:5 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln370_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="32">
<![CDATA[
for.body.split:6 %trunc_ln370_1 = trunc i32 %bitcast_ln370_1

]]></Node>
<StgValue><ssdm name="trunc_ln370_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:7 %icmp_ln370 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln370"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.split:8 %icmp_ln370_1 = icmp_eq  i23 %trunc_ln370, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln370_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:9 %or_ln370 = or i1 %icmp_ln370_1, i1 %icmp_ln370

]]></Node>
<StgValue><ssdm name="or_ln370"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:10 %icmp_ln370_2 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln370_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.split:11 %icmp_ln370_3 = icmp_eq  i23 %trunc_ln370_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln370_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:12 %or_ln370_1 = or i1 %icmp_ln370_3, i1 %icmp_ln370_2

]]></Node>
<StgValue><ssdm name="or_ln370_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:13 %and_ln370_1 = and i1 %or_ln370, i1 %or_ln370_1

]]></Node>
<StgValue><ssdm name="and_ln370_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:14 %tmp_5 = fcmp_ole  i32 %dist_1_2, i32 %dist_2_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
for.body.split:15 %bitcast_ln370_2 = bitcast i32 %dist_3_3

]]></Node>
<StgValue><ssdm name="bitcast_ln370_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:16 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln370_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="23" op_0_bw="32">
<![CDATA[
for.body.split:17 %trunc_ln370_2 = trunc i32 %bitcast_ln370_2

]]></Node>
<StgValue><ssdm name="trunc_ln370_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:18 %icmp_ln370_4 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln370_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.split:19 %icmp_ln370_5 = icmp_eq  i23 %trunc_ln370_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln370_5"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:20 %or_ln370_2 = or i1 %icmp_ln370_5, i1 %icmp_ln370_4

]]></Node>
<StgValue><ssdm name="or_ln370_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:21 %tmp_7 = fcmp_ole  i32 %dist_1_2, i32 %dist_3_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:22 %and_ln370_3 = and i1 %tmp_7, i1 %or_ln370_2

]]></Node>
<StgValue><ssdm name="and_ln370_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:23 %and_ln370_4 = and i1 %and_ln370_3, i1 %or_ln370

]]></Node>
<StgValue><ssdm name="and_ln370_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:24 %and_ln370_2 = and i1 %and_ln370_1, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln370_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:25 %and_ln370 = and i1 %and_ln370_2, i1 %and_ln370_4

]]></Node>
<StgValue><ssdm name="and_ln370"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:26 %icmp_ln120 = icmp_ult  i32 %i_req_dist_8, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:27 %icmp_ln132 = icmp_ult  i32 %i_req_id_8, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:28 %br_ln370 = br i1 %and_ln370, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %tmp_9 = fcmp_ole  i32 %dist_2_3, i32 %dist_3_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %tmp_12 = fcmp_ole  i32 %dist_2_3, i32 %dist_1_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:0 %br_ln120 = br i1 %icmp_ln120, void %if.end.i485, void %land.lhs.true2.i462

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true2.i462:0 %tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_dist_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true2.i462:1 %br_ln121 = br i1 %tmp, void %if.end.i485, void %land.lhs.true3.i467

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true3.i467:0 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_dist_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true3.i467:1 %br_ln120 = br i1 %tmp_2, void %if.end.i485, void %if.then.i480

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:0 %and_ln387_1 = and i1 %or_ln370_1, i1 %or_ln370_2

]]></Node>
<StgValue><ssdm name="and_ln387_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %tmp_9 = fcmp_ole  i32 %dist_2_3, i32 %dist_3_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %tmp_12 = fcmp_ole  i32 %dist_2_3, i32 %dist_1_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:3 %and_ln387_3 = and i1 %and_ln370_1, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln387_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:4 %and_ln387_2 = and i1 %and_ln387_3, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln387_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:5 %and_ln387 = and i1 %and_ln387_2, i1 %and_ln387_1

]]></Node>
<StgValue><ssdm name="and_ln387"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:6 %br_ln387 = br i1 %and_ln387, void %if.else81, void %if.then74

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else81:0 %br_ln120 = br i1 %icmp_ln120, void %if.end.i277, void %land.lhs.true2.i254

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true2.i254:0 %tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_dist_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true2.i254:1 %br_ln121 = br i1 %tmp_4, void %if.end.i277, void %land.lhs.true3.i259

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true3.i259:0 %tmp_11 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_dist_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true3.i259:1 %br_ln120 = br i1 %tmp_11, void %if.end.i277, void %if.then.i272

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit332:0 %icmp_ln414 = icmp_slt  i32 %stream3_read_count_3, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then74:0 %br_ln120 = br i1 %icmp_ln120, void %if.end.i381, void %land.lhs.true2.i358

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true2.i358:0 %tmp_3 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_dist_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true2.i358:1 %br_ln121 = br i1 %tmp_3, void %if.end.i381, void %land.lhs.true3.i363

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true3.i363:0 %tmp_10 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_dist_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true3.i363:1 %br_ln120 = br i1 %tmp_10, void %if.end.i381, void %if.then.i376

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit436:0 %icmp_ln397 = icmp_slt  i32 %stream2_read_count_3, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then.i480:0 %p_load64 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load64"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
if.then.i480:1 %zext_ln124 = zext i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then.i480:2 %p_s = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then.i480:3 %empty_20 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_dist_output_write_addr, i65 %p_s

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then.i480:4 %p_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %p_load64

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then.i480:5 %empty_21 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_output_write_data, i33 %p_1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i480:6 %i_req_dist_9 = add i32 %i_req_dist_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_dist_9"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
if.then.i480:7 %br_ln127 = br void %if.end.i485

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end.i485:0 %i_req_dist_1 = phi i32 %i_req_dist_9, void %if.then.i480, i32 %i_req_dist_8, void %if.then, i32 %i_req_dist_8, void %land.lhs.true2.i462, i32 %i_req_dist_8, void %land.lhs.true3.i467

]]></Node>
<StgValue><ssdm name="i_req_dist_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end.i485:1 %tmp_8 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i485:2 %br_ln128 = br i1 %tmp_8, void %if.end15.i498, void %if.then10.i489

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then10.i489:0 %empty_22 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
if.then10.i489:1 %br_ln130 = br void %if.end15.i498

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end15.i498:0 %br_ln132 = br i1 %icmp_ln132, void %if.end33.i528, void %land.lhs.true19.i505

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true19.i505:0 %tmp_15 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_id_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true19.i505:1 %br_ln133 = br i1 %tmp_15, void %if.end33.i528, void %land.lhs.true22.i510

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true22.i510:0 %tmp_16 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true22.i510:1 %br_ln132 = br i1 %tmp_16, void %if.end33.i528, void %if.then25.i523

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then25.i523:0 %id_1_1_load_1 = load i32 %id_1_1

]]></Node>
<StgValue><ssdm name="id_1_1_load_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
if.then25.i523:1 %zext_ln136 = zext i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then25.i523:2 %p_6 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then25.i523:3 %empty_23 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_id_output_write_addr, i65 %p_6

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then25.i523:4 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_1_1_load_1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then25.i523:5 %empty_24 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_output_write_data, i33 %p_0

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then25.i523:6 %i_req_id_9 = add i32 %i_req_id_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_id_9"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_15" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
if.then25.i523:7 %br_ln139 = br void %if.end33.i528

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end33.i528:0 %i_req_id_1 = phi i32 %i_req_id_9, void %if.then25.i523, i32 %i_req_id_8, void %if.end15.i498, i32 %i_req_id_8, void %land.lhs.true19.i505, i32 %i_req_id_8, void %land.lhs.true22.i510

]]></Node>
<StgValue><ssdm name="i_req_id_1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end33.i528:1 %tmp_19 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_id_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end33.i528:2 %br_ln140 = br i1 %tmp_19, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit540, void %if.then36.i532

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then36.i532:0 %empty_25 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_id_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
if.then36.i532:1 %br_ln142 = br void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit540

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit540:0 %icmp_ln380 = icmp_slt  i32 %stream1_read_count_3, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln380"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit540:1 %br_ln380 = br i1 %icmp_ln380, void %for.inc, void %if.then68

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then.i272:0 %p_load60 = load i32 %empty_18

]]></Node>
<StgValue><ssdm name="p_load60"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
if.then.i272:1 %zext_ln124_2 = zext i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then.i272:2 %p_4 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then.i272:3 %empty_32 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_dist_output_write_addr, i65 %p_4

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then.i272:4 %p_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %p_load60

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then.i272:5 %empty_33 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_output_write_data, i33 %p_5

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i272:6 %i_req_dist_11 = add i32 %i_req_dist_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_dist_11"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.then.i272:7 %br_ln127 = br void %if.end.i277

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end.i277:0 %i_req_dist_3 = phi i32 %i_req_dist_11, void %if.then.i272, i32 %i_req_dist_8, void %if.else81, i32 %i_req_dist_8, void %land.lhs.true2.i254, i32 %i_req_dist_8, void %land.lhs.true3.i259

]]></Node>
<StgValue><ssdm name="i_req_dist_3"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end.i277:1 %tmp_14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i277:2 %br_ln128 = br i1 %tmp_14, void %if.end15.i290, void %if.then10.i281

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then10.i281:0 %empty_34 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
if.then10.i281:1 %br_ln130 = br void %if.end15.i290

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end15.i290:0 %br_ln132 = br i1 %icmp_ln132, void %if.end33.i320, void %land.lhs.true19.i297

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true19.i297:0 %tmp_18 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_id_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true19.i297:1 %br_ln133 = br i1 %tmp_18, void %if.end33.i320, void %land.lhs.true22.i302

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true22.i302:0 %tmp_21 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true22.i302:1 %br_ln132 = br i1 %tmp_21, void %if.end33.i320, void %if.then25.i315

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then25.i315:0 %id_3_1_load_1 = load i32 %id_3_1

]]></Node>
<StgValue><ssdm name="id_3_1_load_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
if.then25.i315:1 %zext_ln136_2 = zext i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="zext_ln136_2"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then25.i315:2 %p_9 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln136_2

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then25.i315:3 %empty_35 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_id_output_write_addr, i65 %p_9

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then25.i315:4 %p_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_3_1_load_1

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then25.i315:5 %empty_36 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_output_write_data, i33 %p_10

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then25.i315:6 %i_req_id_11 = add i32 %i_req_id_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_id_11"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
if.then25.i315:7 %br_ln139 = br void %if.end33.i320

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end33.i320:0 %i_req_id_3 = phi i32 %i_req_id_11, void %if.then25.i315, i32 %i_req_id_8, void %if.end15.i290, i32 %i_req_id_8, void %land.lhs.true19.i297, i32 %i_req_id_8, void %land.lhs.true22.i302

]]></Node>
<StgValue><ssdm name="i_req_id_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end33.i320:1 %tmp_23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_id_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end33.i320:2 %br_ln140 = br i1 %tmp_23, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit332, void %if.then36.i324

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then36.i324:0 %empty_37 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_id_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
if.then36.i324:1 %br_ln142 = br void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit332

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit332:1 %br_ln414 = br i1 %icmp_ln414, void %for.inc, void %if.then83

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then83:0 %stream3_read_count_4 = add i32 %stream3_read_count_3, i32 1

]]></Node>
<StgValue><ssdm name="stream3_read_count_4"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then83:1 %hiermerge_dist_istream_3_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_3_s_read"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="33">
<![CDATA[
if.then83:2 %trunc_ln85_6 = trunc i33 %hiermerge_dist_istream_3_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85_6"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
if.then83:3 %dist_3_4 = bitcast i32 %trunc_ln85_6

]]></Node>
<StgValue><ssdm name="dist_3_4"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then83:4 %hiermerge_id_istream_3_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_3_s_read"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="33">
<![CDATA[
if.then83:5 %id_3_2 = trunc i33 %hiermerge_id_istream_3_s_read

]]></Node>
<StgValue><ssdm name="id_3_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then83:6 %store_ln419 = store i32 %stream3_read_count_4, i32 %stream3_read_count

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then83:7 %store_ln419 = store i32 %id_3_2, i32 %id_3_1

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then83:8 %store_ln419 = store i32 %trunc_ln85_6, i32 %empty_19

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then83:9 %store_ln419 = store i32 %trunc_ln85_6, i32 %empty_18

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then83:10 %store_ln419 = store i32 %dist_3_4, i32 %dist_3_1

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
if.then83:11 %br_ln419 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln419"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then.i376:0 %p_load62 = load i32 %empty_16

]]></Node>
<StgValue><ssdm name="p_load62"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
if.then.i376:1 %zext_ln124_1 = zext i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then.i376:2 %p_2 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then.i376:3 %empty_26 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_dist_output_write_addr, i65 %p_2

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then.i376:4 %p_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %p_load62

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then.i376:5 %empty_27 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_output_write_data, i33 %p_3

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i376:6 %i_req_dist_10 = add i32 %i_req_dist_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_dist_10"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln120" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
if.then.i376:7 %br_ln127 = br void %if.end.i381

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end.i381:0 %i_req_dist_2 = phi i32 %i_req_dist_10, void %if.then.i376, i32 %i_req_dist_8, void %if.then74, i32 %i_req_dist_8, void %land.lhs.true2.i358, i32 %i_req_dist_8, void %land.lhs.true3.i363

]]></Node>
<StgValue><ssdm name="i_req_dist_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end.i381:1 %tmp_13 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i381:2 %br_ln128 = br i1 %tmp_13, void %if.end15.i394, void %if.then10.i385

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then10.i385:0 %empty_28 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
if.then10.i385:1 %br_ln130 = br void %if.end15.i394

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end15.i394:0 %br_ln132 = br i1 %icmp_ln132, void %if.end33.i424, void %land.lhs.true19.i401

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true19.i401:0 %tmp_17 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_id_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true19.i401:1 %br_ln133 = br i1 %tmp_17, void %if.end33.i424, void %land.lhs.true22.i406

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true22.i406:0 %tmp_20 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true22.i406:1 %br_ln132 = br i1 %tmp_20, void %if.end33.i424, void %if.then25.i419

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then25.i419:0 %id_2_1_load_1 = load i32 %id_2_1

]]></Node>
<StgValue><ssdm name="id_2_1_load_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
if.then25.i419:1 %zext_ln136_1 = zext i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then25.i419:2 %p_7 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then25.i419:3 %empty_29 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_id_output_write_addr, i65 %p_7

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then25.i419:4 %p_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_2_1_load_1

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then25.i419:5 %empty_30 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_output_write_data, i33 %p_8

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then25.i419:6 %i_req_id_10 = add i32 %i_req_id_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_id_10"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln132" val="1"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
if.then25.i419:7 %br_ln139 = br void %if.end33.i424

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end33.i424:0 %i_req_id_2 = phi i32 %i_req_id_10, void %if.then25.i419, i32 %i_req_id_8, void %if.end15.i394, i32 %i_req_id_8, void %land.lhs.true19.i401, i32 %i_req_id_8, void %land.lhs.true22.i406

]]></Node>
<StgValue><ssdm name="i_req_id_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end33.i424:1 %tmp_22 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_id_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end33.i424:2 %br_ln140 = br i1 %tmp_22, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit436, void %if.then36.i428

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then36.i428:0 %empty_31 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_id_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
if.then36.i428:1 %br_ln142 = br void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit436

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit436:1 %br_ln397 = br i1 %icmp_ln397, void %for.inc, void %if.then76

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then76:0 %stream2_read_count_4 = add i32 %stream2_read_count_3, i32 1

]]></Node>
<StgValue><ssdm name="stream2_read_count_4"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then76:1 %hiermerge_dist_istream_2_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_2_s_read"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="33">
<![CDATA[
if.then76:2 %trunc_ln85_4 = trunc i33 %hiermerge_dist_istream_2_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85_4"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
if.then76:3 %dist_2_4 = bitcast i32 %trunc_ln85_4

]]></Node>
<StgValue><ssdm name="dist_2_4"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then76:4 %hiermerge_id_istream_2_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_2_s_read"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="33">
<![CDATA[
if.then76:5 %id_2_2 = trunc i33 %hiermerge_id_istream_2_s_read

]]></Node>
<StgValue><ssdm name="id_2_2"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then76:6 %store_ln402 = store i32 %stream2_read_count_4, i32 %stream2_read_count

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then76:7 %store_ln402 = store i32 %id_2_2, i32 %id_2_1

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then76:8 %store_ln402 = store i32 %trunc_ln85_4, i32 %empty_17

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then76:9 %store_ln402 = store i32 %trunc_ln85_4, i32 %empty_16

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then76:10 %store_ln402 = store i32 %dist_2_4, i32 %dist_2_1

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="0"/>
<literal name="and_ln387" val="1"/>
<literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
if.then76:11 %br_ln402 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then68:0 %stream1_read_count_4 = add i32 %stream1_read_count_3, i32 1

]]></Node>
<StgValue><ssdm name="stream1_read_count_4"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then68:1 %hiermerge_dist_istream_1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_1_s_read"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="33">
<![CDATA[
if.then68:2 %trunc_ln85 = trunc i33 %hiermerge_dist_istream_1_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
if.then68:3 %dist_1_3 = bitcast i32 %trunc_ln85

]]></Node>
<StgValue><ssdm name="dist_1_3"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then68:4 %hiermerge_id_istream_1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_1_s_read"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="33">
<![CDATA[
if.then68:5 %id_1_2 = trunc i33 %hiermerge_id_istream_1_s_read

]]></Node>
<StgValue><ssdm name="id_1_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then68:6 %store_ln385 = store i32 %stream1_read_count_4, i32 %stream1_read_count

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then68:7 %store_ln385 = store i32 %id_1_2, i32 %id_1_1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then68:8 %store_ln385 = store i32 %trunc_ln85, i32 %empty_15

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then68:9 %store_ln385 = store i32 %trunc_ln85, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then68:10 %store_ln385 = store i32 %dist_1_3, i32 %dist_1_1

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
<literal name="and_ln370" val="1"/>
<literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
if.then68:11 %br_ln385 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
for.inc:0 %i_req_dist_5 = phi i32 %i_req_dist_3, void %if.then83, i32 %i_req_dist_2, void %if.then76, i32 %i_req_dist_1, void %if.then68, i32 %i_req_dist_1, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit540, i32 %i_req_dist_2, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit436, i32 %i_req_dist_3, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit332

]]></Node>
<StgValue><ssdm name="i_req_dist_5"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
for.inc:1 %i_req_id_5 = phi i32 %i_req_id_3, void %if.then83, i32 %i_req_id_2, void %if.then76, i32 %i_req_id_1, void %if.then68, i32 %i_req_id_1, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit540, i32 %i_req_id_2, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit436, i32 %i_req_id_3, void %_Z14write_out_mmapRN4tapa10async_mmapIfEERNS0_IiEEfiRiS5_S5_S5_.exit332

]]></Node>
<StgValue><ssdm name="i_req_id_5"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %k_3 = add i4 %k_2, i4 15

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln368 = store i32 %i_req_id_5, i32 %i_req_id

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:4 %store_ln368 = store i32 %i_req_dist_5, i32 %i_req_dist

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:5 %store_ln368 = store i4 %k_3, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
for.inc:6 %br_ln368 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
