Classic Timing Analyzer report for kurs_sxem13
Thu Apr 24 17:28:50 2025
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.968 ns                                       ; A[2]        ; Sum[3]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.722 ns                                       ; Sum[3]~reg0 ; Sum[3]      ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.428 ns                                       ; A[2]        ; B[2]        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.894 ns                                      ; A[0]        ; Sum[3]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[0]~reg0 ; Sum[3]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[0]~reg0 ; Sum[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[0]~reg0 ; Sum[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[0]~reg0 ; Sum[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[1]~reg0 ; Sum[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[1]~reg0 ; Sum[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[2]~reg0 ; Sum[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[1]~reg0 ; Sum[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[2]~reg0 ; Sum[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[3]~reg0 ; Sum[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Sum[0]~reg0 ; Sum[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To          ; To Clock ;
+-------+--------------+------------+------+-------------+----------+
; N/A   ; None         ; 3.968 ns   ; A[2] ; Sum[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.968 ns   ; A[2] ; Sum[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.968 ns   ; A[2] ; Sum[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.968 ns   ; A[2] ; Sum[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.960 ns   ; A[1] ; Sum[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.960 ns   ; A[1] ; Sum[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.960 ns   ; A[1] ; Sum[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.960 ns   ; A[1] ; Sum[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.890 ns   ; A[3] ; Sum[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.890 ns   ; A[3] ; Sum[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.890 ns   ; A[3] ; Sum[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.890 ns   ; A[3] ; Sum[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.673 ns   ; A[0] ; Sum[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.673 ns   ; A[0] ; Sum[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.673 ns   ; A[0] ; Sum[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.673 ns   ; A[0] ; Sum[3]~reg0 ; clk      ;
+-------+--------------+------------+------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 6.722 ns   ; Sum[3]~reg0 ; Sum[3] ; clk        ;
; N/A   ; None         ; 6.320 ns   ; Sum[2]~reg0 ; Sum[2] ; clk        ;
; N/A   ; None         ; 6.278 ns   ; Sum[1]~reg0 ; Sum[1] ; clk        ;
; N/A   ; None         ; 6.229 ns   ; Sum[0]~reg0 ; Sum[0] ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 9.428 ns        ; A[2] ; B[2]      ;
; N/A   ; None              ; 9.364 ns        ; A[1] ; B[1]      ;
; N/A   ; None              ; 9.295 ns        ; A[3] ; B[1]      ;
; N/A   ; None              ; 9.287 ns        ; A[2] ; B[0]      ;
; N/A   ; None              ; 9.266 ns        ; A[2] ; incorrect ;
; N/A   ; None              ; 9.245 ns        ; A[1] ; B[0]      ;
; N/A   ; None              ; 9.206 ns        ; A[3] ; B[0]      ;
; N/A   ; None              ; 9.193 ns        ; A[3] ; incorrect ;
; N/A   ; None              ; 9.064 ns        ; A[3] ; B[2]      ;
; N/A   ; None              ; 9.055 ns        ; A[1] ; incorrect ;
; N/A   ; None              ; 9.037 ns        ; A[2] ; B[1]      ;
; N/A   ; None              ; 8.989 ns        ; A[0] ; B[0]      ;
; N/A   ; None              ; 8.650 ns        ; A[2] ; B[3]      ;
; N/A   ; None              ; 8.577 ns        ; A[3] ; B[3]      ;
; N/A   ; None              ; 8.438 ns        ; A[1] ; B[3]      ;
+-------+-------------------+-----------------+------+-----------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To          ; To Clock ;
+---------------+-------------+-----------+------+-------------+----------+
; N/A           ; None        ; -2.894 ns ; A[0] ; Sum[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.894 ns ; A[0] ; Sum[3]~reg0 ; clk      ;
; N/A           ; None        ; -2.895 ns ; A[0] ; Sum[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.039 ns ; A[3] ; Sum[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.039 ns ; A[3] ; Sum[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.040 ns ; A[3] ; Sum[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.088 ns ; A[1] ; Sum[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.113 ns ; A[1] ; Sum[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.114 ns ; A[1] ; Sum[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.124 ns ; A[2] ; Sum[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.124 ns ; A[2] ; Sum[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.125 ns ; A[2] ; Sum[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.434 ns ; A[0] ; Sum[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.651 ns ; A[3] ; Sum[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.721 ns ; A[1] ; Sum[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.729 ns ; A[2] ; Sum[0]~reg0 ; clk      ;
+---------------+-------------+-----------+------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Apr 24 17:28:50 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kurs_sxem13 -c kurs_sxem13 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "Sum[0]~reg0" and destination register "Sum[3]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.815 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum[0]~reg0'
            Info: 2: + IC(0.214 ns) + CELL(0.309 ns) = 0.523 ns; Loc. = LCCOMB_X13_Y18_N0; Fanout = 2; COMB Node = 'Add1~3'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.558 ns; Loc. = LCCOMB_X13_Y18_N2; Fanout = 2; COMB Node = 'Add1~7'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.593 ns; Loc. = LCCOMB_X13_Y18_N4; Fanout = 1; COMB Node = 'Add1~11'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.718 ns; Loc. = LCCOMB_X13_Y18_N6; Fanout = 1; COMB Node = 'Add1~14'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.815 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum[3]~reg0'
            Info: Total cell delay = 0.601 ns ( 73.74 % )
            Info: Total interconnect delay = 0.214 ns ( 26.26 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum[3]~reg0'
                Info: Total cell delay = 1.472 ns ( 60.13 % )
                Info: Total interconnect delay = 0.976 ns ( 39.87 % )
            Info: - Longest clock path from clock "clk" to source register is 2.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum[0]~reg0'
                Info: Total cell delay = 1.472 ns ( 60.13 % )
                Info: Total interconnect delay = 0.976 ns ( 39.87 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "Sum[0]~reg0" (data pin = "A[2]", clock pin = "clk") is 3.968 ns
    Info: + Longest pin to register delay is 6.326 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 11; PIN Node = 'A[2]'
        Info: 2: + IC(4.174 ns) + CELL(0.346 ns) = 5.367 ns; Loc. = LCCOMB_X13_Y18_N22; Fanout = 4; COMB Node = 'always0~0'
        Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.326 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum[0]~reg0'
        Info: Total cell delay = 1.939 ns ( 30.65 % )
        Info: Total interconnect delay = 4.387 ns ( 69.35 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 60.13 % )
        Info: Total interconnect delay = 0.976 ns ( 39.87 % )
Info: tco from clock "clk" to destination pin "Sum[3]" through register "Sum[3]~reg0" is 6.722 ns
    Info: + Longest clock path from clock "clk" to source register is 2.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum[3]~reg0'
        Info: Total cell delay = 1.472 ns ( 60.13 % )
        Info: Total interconnect delay = 0.976 ns ( 39.87 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.180 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum[3]~reg0'
        Info: 2: + IC(2.218 ns) + CELL(1.962 ns) = 4.180 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'Sum[3]'
        Info: Total cell delay = 1.962 ns ( 46.94 % )
        Info: Total interconnect delay = 2.218 ns ( 53.06 % )
Info: Longest tpd from source pin "A[2]" to destination pin "B[2]" is 9.428 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 11; PIN Node = 'A[2]'
    Info: 2: + IC(4.183 ns) + CELL(0.357 ns) = 5.387 ns; Loc. = LCCOMB_X13_Y18_N12; Fanout = 1; COMB Node = 'Logic:m_logic|Decoder1~0'
    Info: 3: + IC(2.039 ns) + CELL(2.002 ns) = 9.428 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'B[2]'
    Info: Total cell delay = 3.206 ns ( 34.01 % )
    Info: Total interconnect delay = 6.222 ns ( 65.99 % )
Info: th for register "Sum[1]~reg0" (data pin = "A[0]", clock pin = "clk") is -2.894 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N3; Fanout = 3; REG Node = 'Sum[1]~reg0'
        Info: Total cell delay = 1.472 ns ( 60.13 % )
        Info: Total interconnect delay = 0.976 ns ( 39.87 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 7; PIN Node = 'A[0]'
        Info: 2: + IC(4.196 ns) + CELL(0.371 ns) = 5.394 ns; Loc. = LCCOMB_X13_Y18_N2; Fanout = 1; COMB Node = 'Add1~6'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 5.491 ns; Loc. = LCFF_X13_Y18_N3; Fanout = 3; REG Node = 'Sum[1]~reg0'
        Info: Total cell delay = 1.295 ns ( 23.58 % )
        Info: Total interconnect delay = 4.196 ns ( 76.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Apr 24 17:28:50 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


