// Seed: 1851679605
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  wand id_2
    , id_6,
    input  tri1 id_3,
    output tri1 id_4
);
endmodule
module module_1 (
    input wor id_0
    , id_5,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3
);
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_3,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
  assign id_4 = id_9;
endmodule
module module_3 #(
    parameter id_3 = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wand id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_8 = {-1{1}};
  assign id_4 = -1'd0;
  wire id_9;
  module_2 modCall_1 (
      id_4,
      id_7,
      id_8,
      id_1,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8
  );
  logic [1 : 1] id_10;
  string id_11;
  assign id_11 = "";
  wire [id_3  +  1 'b0 : 1] id_12;
  wire id_13;
  logic [7:0] id_14;
  ;
  wire id_15;
  not primCall (id_1, id_4);
  assign id_14[1] = -1;
endmodule
