<p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs" data-linked-resource-id="59605622" data-linked-resource-version="151" data-linked-resource-type="page">Arch Ncore 3.6 Docs</a> </p><div class="table-wrap"><table data-layout="wide" data-local-id="893d0fc0-de8d-4e4e-961e-ff8cb29438b4" class="confluenceTable"><colgroup><col/><col style="width: 134.0px;"/><col style="width: 101.0px;"/><col style="width: 123.0px;"/><col style="width: 48.0px;"/><col style="width: 48.0px;"/><col style="width: 233.0px;"/><col style="width: 231.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Feature</strong></p></th><th class="confluenceTh"><p><strong>Owner</strong></p></th><th class="confluenceTh"><p><strong>Document (link)</strong></p></th><th class="confluenceTh"><p><strong>Review Date</strong></p></th><th class="confluenceTh"><p><strong>Review Meeting (link)</strong></p></th><th class="confluenceTh"><p><strong>Action Item (JIRAs – if any)</strong></p></th><th class="confluenceTh"><p><strong>Comments</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><th class="confluenceTh"><p><strong>NXP Slow SRAM</strong></p></th><td rowspan="6" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="6255850f4f1d57006a248fc7" href="https://arterisip.atlassian.net/wiki/people/6255850f4f1d57006a248fc7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chengchung Wang (Deactivated)</a> </p></td><td rowspan="6" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification%20(1).pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_069.pdf</a></p></td><td rowspan="6" class="confluenceTd"><p><time datetime="2023-07-10" class="date-past">10 Jul 2023</time> </p></td><td rowspan="6" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EbMx6EOY2vVGil84qX1NA3kBaU2MeL2ez_gEbf49g-jLhQ?e=c22clH" rel="nofollow">Ncore 3.6_ Supplemental architecture specification review-20230710_100235-Meeting Recording.mp4</a></p></td><td rowspan="6" class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6368" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6368?src=confmacro" class="jira-issue-key">MAES-6368</a>
                            </span>
</p><ul class="inline-task-list" data-inline-tasks-content-id="228163672"><li class="checked" data-inline-task-id="2"><span class="placeholder-inline-tasks">Update the Ncore 3.6 Error architecture specification (see comments) <a class="confluence-userlink user-mention" data-account-id="6255850f4f1d57006a248fc7" href="https://arterisip.atlassian.net/wiki/people/6255850f4f1d57006a248fc7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chengchung Wang (Deactivated)</a> </span></li></ul><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12203" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12203?src=confmacro" class="jira-issue-key">CONC-12203</a>
                            </span>
</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12206" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12206?src=confmacro" class="jira-issue-key">CONC-12206</a>
                            </span>
</p><p /><p /><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12037" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12037?src=confmacro" class="jira-issue-key">CONC-12037</a>
                            </span>
<br/>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6183" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6183?src=confmacro" class="jira-issue-key">MAES-6183</a>
                            </span>
</p></td><td rowspan="6" class="confluenceTd"><p>CHI-A is no more supported in Ncore 3.6</p><p><u>Replacement policies:</u><br/>Number of ways is restricted when p-LRU is selected =&gt; odd number not supported &amp; 2, 4, 8, 16… numbers only supported. This affects Maestro GUI and MAES-6368 has been created. <br/><br/><u>2.1.1 CHI-E commands:</u><br/>Some commands are not supported, error shall be reported in case these commands are received (&quot;no data&quot; error shall be raised). The Ncore 3.6 Error architecture specification is going to be updated accordingly<br/> </p><p><u>2.5 DVM support:</u><br/>DVM 8.4 is the new version but all the previous version shall be still supported: DVM 8.1 shall be texted by DV. <br/>Any agent connected to Ncore units will have a register with the supported DVM version.<br/>Michael created a architecture JIRA ticket to create a register to define the highest DVM supported version.<br/>Then Maestro has a parameter as well to set the supported DVM version to drive the RTL implementation.<br/>DV to run regression based on the register or the parameter value and verify that both are consistent<br/>Unused DVM ports shall be tight to zero at top level because, on the unit, the highest level is supported and all the corresponding ports are always implemented.<br/><strong>2nd review held July-17th:</strong><br/>DVM parameters and tables have been reviewed.<br/>In case a version is not supported, Maestro shall not allow to select the version (waiting AEs feedback)<br/>DVM version is a User's settable parameter at configuration time: it is a default value then read only register (in the JSON file) </p><p><u>Hashing: </u><br/>Secondary sub row =&gt; apply to all Cache, CCP, Snoop filter plus address interleaving as well<br/>JIRA ticket exists for Arch and Maestro support: CONC-12037/ MAES-6183<br/>DMI address interleaving is not supported in Ncore 3.6</p><p><u>Error handling:</u><br/>Every non-supported opcode in all AIUs shall report an error and this shall be verified by DV</p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><th class="confluenceTh"><p><strong>CHI-E Support</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">3</td><th class="confluenceTh"><p><strong>CHI-E Error Handling</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">4</td><th class="confluenceTh"><p><strong>DVM Mapping for DVM_8.4</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">5</td><th class="confluenceTh"><p><strong>Support pLRU replacement policy in Proxy Cache, SMC and Snoop Filter</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">6</td><th class="confluenceTh"><p><strong>Hashing Scheme for Proxy Cache, SMC and Snoop Filter accesses </strong></p></th></tr><tr><td class="numberingColumn confluenceTd">7</td><th class="confluenceTh"><p><strong>Event Messaging</strong></p></th><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37684fe01d006ba96e15" href="https://arterisip.atlassian.net/wiki/people/624b37684fe01d006ba96e15?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Michael Frank (Deactivated)</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%20SysCmd%20Architecture%20Specification_058.pdf?api=v2" rel="nofollow">Ncore 3.6 Syscmd Architecture Specification_058</a></p></td><td class="confluenceTd"><p><time datetime="2023-08-21" class="date-past">21 Aug 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EST0HmrIQK9GsYZmfeluZ8oBUR0KTYZna6MbpgLvndFbZg?e=ecjT1z" rel="nofollow">Arch-Review-EventMsg&amp;FuSa</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Chapter 1.3 is new and cover the Ncore 3.6 Event messaging new feature </p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><th class="confluenceTh"><p><strong>Error architecture</strong></p></th><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="6255850f4f1d57006a248fc7" href="https://arterisip.atlassian.net/wiki/people/6255850f4f1d57006a248fc7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chengchung Wang (Deactivated)</a>  </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_05.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_05</a></p></td><td class="confluenceTd"><p><time datetime="2023-07-17" class="date-past">17 Jul 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EW-yCiS-h9xOhTx-t5YVmmIBgcdSnct4tD6w7HQl_YPCJw?e=m69uny" rel="nofollow">Ncore 3.6_ architecture specifications review-20230717_120926-Meeting Recording.mp4</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Error location was split in different fields and it has been reworked.<br/>Interface checker is the place holders block that generates errors.<br/>Unsupported message type received in AIUs shall return Non-Data Error.</p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><th class="confluenceTh"><p><strong>Bandwidth Improvement (connectivity)</strong></p></th><td rowspan="2" class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="6255850f4f1d57006a248fc7" href="https://arterisip.atlassian.net/wiki/people/6255850f4f1d57006a248fc7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chengchung Wang (Deactivated)</a> </p><p /></td><td rowspan="2" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%20Connectivity%20Architecture%20Specification_088.pdf?api=v2" rel="nofollow">Ncore 3.6 Connectivity Architecture Specification_088.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/ConcertoCProtocolArch_NoCB_3.6_99.pdf?version=1&amp;modificationDate=1687302332313&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Rev. 0.99: ConcertoCProtocolArch.pdf</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification%20(1).pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_069.pdf</a></p></td><td rowspan="2" class="confluenceTd"><p><time datetime="2023-05-22" class="date-past">22 May 2023</time> </p></td><td rowspan="2" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EV_VIz-UXP5Dum0i65ta9OYBS1GyK6JLAhZq5RU1_iUexw?e=QpGcj1" rel="nofollow">Ncore 3.6_ Bandwidth improvement (connectivity and RB ID management) architecture review-20230522_090625-Meeting Recording.mp4</a></p></td><td rowspan="2" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="228163672"><li data-inline-task-id="1"><span class="placeholder-inline-tasks">use Tenstorrent configuration to verify the bandwidth on 1) models and on 2) RTL with 4th network</span></li></ul></td><td rowspan="2" class="confluenceTd"><p><strong>Ncore connectivity architecture specification review:</strong><br/>Mainly a Maestro change, update of JSON parameters passed to the units<br/>There is a parameter in Maestro that selects between 2 to 4 control networks: 1 network is not supported because of the risk of deadlock.<br/>The tables define which messages are passed to which network.<br/>When less than 4 networks are available, messages are combined as specified in Chapter 1.2.<br/>With 3 networks, 2/3 of the theoretical bandwidth will be achieved while with the 4th network, the full theoretical bandwidth should be achieved.<br/>There is no specific rules for Maestro in term of connectivity to the units. </p><p><strong>Supplemental Architecture specification review:</strong><br/>RB ID management chapter has been added that is more a micro-architecture implementation.<br/>There is no software change associated with these new messages<br/>HW design team will change logic in DMI and DCE blocks</p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><th class="confluenceTh"><p><strong>Bandwidth improvement (RB ID Management)</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">11</td><th class="confluenceTh"><p><strong>Exclusive Monitor (DMI &amp; DII)</strong></p></th><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b36fe258562006fa6923c" href="https://arterisip.atlassian.net/wiki/people/624b36fe258562006fa6923c?ref=confluence" target="_blank" data-linked-resource-id="787347" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Benjamin Madon</a> </p></td><td class="confluenceTd"><p><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565260/Ncore+3.6+Exclusive+monitors+Micro-Architecture+Specification" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565260/Ncore+3.6+Exclusive+monitors+Micro-Architecture+Specification</a> </p></td><td class="confluenceTd"><p><time datetime="2023-06-01" class="date-past">01 Jun 2023</time></p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EQLe1eGhBSFNrNSMfJmmj8YBBvb0Kl9VZBR5ZV1gxNjJtg?e=aESYnR" rel="nofollow">Ncore 3.6 Exclusive Monitor Micro-Architecture Review-20230601_110157-Meeting Recording.mp4</a></p></td><td class="confluenceTd"><p>Tracked in Confluence page below:<br/><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365655/Ncore+3.6+Micro-Architecture+Specifications+Review" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365655/Ncore+3.6+Micro-Architecture+Specifications+Review</a> </p></td><td class="confluenceTd"><p>Tracked in Confluence page below:<br/><a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365655/Ncore+3.6+Micro-Architecture+Specifications+Review" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365655/Ncore+3.6+Micro-Architecture+Specifications+Review</a> </p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><th class="confluenceTh"><p><strong>APB4 Support (Synopsys VIP + RAL)</strong></p></th><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p>N/A</p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p><time datetime="2023-07-10" class="date-past">10 Jul 2023</time> </p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EbMx6EOY2vVGil84qX1NA3kBaU2MeL2ez_gEbf49g-jLhQ?e=c22clH" rel="nofollow">Ncore 3.6_ Supplemental architecture specification review-20230710_100235-Meeting Recording.mp4</a></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><ul class="inline-task-list" data-inline-tasks-content-id="228163672"><li class="checked" data-inline-task-id="3"><span class="placeholder-inline-tasks">Confirm the use case for for the secure/ non secure/ boot remapping <a class="confluence-userlink user-mention" data-account-id="5ef544d64d302e0ac31d750a" href="https://arterisip.atlassian.net/wiki/people/5ef544d64d302e0ac31d750a?ref=confluence" target="_blank" data-linked-resource-id="787365" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Bernard Bonardi</a>  </span></li></ul><ul><li><p>Create a signal that controls the secure/ non secure mode of the registers + secure mode property added to the registers. This signal is controlled at the SoC level and it is up to the user to set the correct mode according to its CPU/ Application (note that with arm CPU, secure register is the default)</p></li><li><p>Boot is definitively non coherent</p></li><li><p>The remapping of the registers map in mission mode should only happen at the end of the boot sequence (+ remapping of the boot address that is done frequently). This is useful in case of several Ncore in the same SOC.</p></li></ul></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p>APB4:<br/>Secure or non-secure boot supported: boot should be secured<br/>User's manual shall report how to boot the Ncore: scope to be discussed and it could be a Maestro feature in the future. <br/>Boot is not coherent because all the registers are not set yet.<br/>When APB4 reads or writes to a wrong address, the CHI and IO-AIU Units just check that the address range is valid, the DMI and DII units check that the CSR address is correct. System gets a response error otherwise. <br/>In Ncore 3.6, the CSR base address can be re-programmed: refer to JIRA ticket 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7448" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7448?src=confmacro" class="jira-issue-key">CONC-7448</a>
                            </span>
</p></td></tr><tr><td class="numberingColumn confluenceTd">13</td><th class="confluenceTh"><p><strong>Functional Safety Changes for partial duplication</strong></p></th><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> </p><p><a class="confluence-userlink user-mention" data-account-id="624b37684fe01d006ba96e15" href="https://arterisip.atlassian.net/wiki/people/624b37684fe01d006ba96e15?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Michael Frank (Deactivated)</a> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Functional%20Safety%20specification%2003262023.pdf?version=5&amp;modificationDate=1679709348953&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Rev. 0.54: Ncore 3.6 Functional Safety Architecture</a></p></td><td class="confluenceTd"><p><time datetime="2023-08-21" class="date-past">21 Aug 2023</time> </p></td><td class="confluenceTd"><p><a class="external-link" href="https://arteris.sharepoint.com/:v:/s/Engineering/EST0HmrIQK9GsYZmfeluZ8oBUR0KTYZna6MbpgLvndFbZg?e=ecjT1z" rel="nofollow">Arch-Review-EventMsg&amp;FuSa</a></p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6208" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6208?src=confmacro" class="jira-issue-key">MAES-6208</a>
                            </span>
</p></td><td class="confluenceTd"><p>Chapter 5 is only applicable for Ncore 3.6</p><p>Timeout test is added as a new BIST step in the FSM.</p><p>Units mapping register is also new with constrained filed per unit  </p></td></tr><tr><td class="numberingColumn confluenceTd">14</td><th class="confluenceTh"><p /></th><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><p />