;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 0, <2
	JMP 0, <2
	SPL -700, -600
	JMN -1, @-20
	SPL <121, 103
	SPL -700, -600
	SUB @121, 800
	SUB 270, 60
	SPL 0, <2
	SLT 8, <-20
	JMP 3, #120
	SPL 1, @-20
	SUB @121, 800
	SPL 1, @-20
	SPL 1, @-20
	DJN -1, @-20
	JMP 0, <2
	SUB @-127, 100
	JMZ <121, 103
	JMZ <121, 103
	CMP @0, @2
	SUB 1, <-20
	SUB 1, <-20
	DJN -43, @-20
	SPL 0, #2
	SUB @-127, 100
	CMP -702, -80
	MOV <-30, 9
	SPL <121, 103
	SPL 3, #120
	SUB @121, 800
	SPL 1, @-20
	SUB -207, <-120
	ADD 210, 30
	SPL 0, <336
	MOV @121, 108
	SPL -100, -300
	SPL <-13
	ADD #270, <0
	DJN -207, @-120
	ADD #270, <0
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <336
	SPL 0, <336
	CMP <72, <269
	SPL 0, <336
	SPL 0, <336
