//! **************************************************************************
// Written by: Map P.20131013 on Sat Dec 10 15:37:36 2016
//! **************************************************************************

SCHEMATIC START;
COMP "ov7670_sioc" LOCATE = SITE "V8" LEVEL 1;
COMP "ov7670_siod" LOCATE = SITE "W8" LEVEL 1;
COMP "ov7670_vsync" LOCATE = SITE "V9" LEVEL 1;
COMP "clk100" LOCATE = SITE "Y9" LEVEL 1;
COMP "ov7670_pclk" LOCATE = SITE "W10" LEVEL 1;
PIN ov7670_pclk_pin<0> = BEL "ov7670_pclk" PINNAME PAD;
PIN "ov7670_pclk_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "vga_vsync" LOCATE = SITE "Y19" LEVEL 1;
COMP "vga_r<1>" LOCATE = SITE "U20" LEVEL 1;
COMP "vga_r<2>" LOCATE = SITE "V19" LEVEL 1;
COMP "vga_r<3>" LOCATE = SITE "V18" LEVEL 1;
COMP "vga_r<0>" LOCATE = SITE "V20" LEVEL 1;
COMP "btnc" LOCATE = SITE "P16" LEVEL 1;
COMP "btnl" LOCATE = SITE "N15" LEVEL 1;
COMP "btnr" LOCATE = SITE "R18" LEVEL 1;
COMP "btnu" LOCATE = SITE "T18" LEVEL 1;
COMP "vga_hsync" LOCATE = SITE "AA19" LEVEL 1;
COMP "vga_b<1>" LOCATE = SITE "Y20" LEVEL 1;
COMP "vga_b<2>" LOCATE = SITE "AB20" LEVEL 1;
COMP "vga_b<3>" LOCATE = SITE "AB19" LEVEL 1;
COMP "vga_b<0>" LOCATE = SITE "Y21" LEVEL 1;
COMP "vsyncLed" LOCATE = SITE "T21" LEVEL 1;
COMP "ov7670_reset" LOCATE = SITE "AB11" LEVEL 1;
COMP "vga_g<1>" LOCATE = SITE "AA22" LEVEL 1;
COMP "vga_g<2>" LOCATE = SITE "AB21" LEVEL 1;
COMP "vga_g<3>" LOCATE = SITE "AA21" LEVEL 1;
COMP "vga_g<0>" LOCATE = SITE "AB22" LEVEL 1;
COMP "config_finished" LOCATE = SITE "T22" LEVEL 1;
COMP "ov7670_pwdn" LOCATE = SITE "Y11" LEVEL 1;
COMP "ov7670_xclk" LOCATE = SITE "W11" LEVEL 1;
COMP "ov7670_data<0>" LOCATE = SITE "AA11" LEVEL 1;
COMP "ov7670_data<4>" LOCATE = SITE "AA9" LEVEL 1;
COMP "ov7670_data<3>" LOCATE = SITE "AB9" LEVEL 1;
COMP "ov7670_data<2>" LOCATE = SITE "Y10" LEVEL 1;
COMP "ov7670_data<1>" LOCATE = SITE "AB10" LEVEL 1;
COMP "ov7670_data<7>" LOCATE = SITE "V12" LEVEL 1;
COMP "ov7670_data<6>" LOCATE = SITE "W12" LEVEL 1;
COMP "ov7670_data<5>" LOCATE = SITE "AA8" LEVEL 1;
COMP "ov7670_href" LOCATE = SITE "V10" LEVEL 1;
PIN Inst_window/Maddsub_weights[8][4]_GND_42_o_MuLt_14_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[8][4]_GND_42_o_MuLt_14_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[7][4]_GND_42_o_MuLt_13_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[7][4]_GND_42_o_MuLt_13_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[6][4]_GND_42_o_MuLt_12_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[6][4]_GND_42_o_MuLt_12_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[5][4]_GND_42_o_MuLt_11_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[5][4]_GND_42_o_MuLt_11_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[4][4]_GND_42_o_MuLt_10_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[4][4]_GND_42_o_MuLt_10_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[3][4]_GND_42_o_MuLt_9_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[3][4]_GND_42_o_MuLt_9_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT" PINNAME CLK;
PIN Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT_pins<117> = BEL
        "Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT" PINNAME CLK;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_pins<33>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
TIMEGRP inst_vga_pll_clkout1 = BEL "Inst_debounce/o" BEL "Inst_debounce/c_0"
        BEL "Inst_debounce/c_1" BEL "Inst_debounce/c_2" BEL
        "Inst_debounce/c_3" BEL "Inst_debounce/c_4" BEL "Inst_debounce/c_5"
        BEL "Inst_debounce/c_6" BEL "Inst_debounce/c_7" BEL
        "Inst_debounce/c_8" BEL "Inst_debounce/c_9" BEL "Inst_debounce/c_10"
        BEL "Inst_debounce/c_11" BEL "Inst_debounce/c_12" BEL
        "Inst_debounce/c_13" BEL "Inst_debounce/c_14" BEL "Inst_debounce/c_15"
        BEL "Inst_debounce/c_16" BEL "Inst_debounce/c_17" BEL
        "Inst_debounce/c_18" BEL "Inst_debounce/c_19" BEL "Inst_debounce/c_20"
        BEL "Inst_debounce/c_21" BEL "Inst_debounce/c_22" BEL
        "Inst_debounce/c_23" BEL "inst_vga_pll/clkout2_buf" BEL
        "Inst_VGA/Vcnt_9" BEL "Inst_VGA/Vcnt_8" BEL "Inst_VGA/Vcnt_7" BEL
        "Inst_VGA/Vcnt_6" BEL "Inst_VGA/Vcnt_5" BEL "Inst_VGA/Vcnt_4" BEL
        "Inst_VGA/Vcnt_3" BEL "Inst_VGA/Vcnt_2" BEL "Inst_VGA/Vcnt_1" BEL
        "Inst_VGA/Vcnt_0" BEL "Inst_VGA/Hcnt_9" BEL "Inst_VGA/Hcnt_8" BEL
        "Inst_VGA/Hcnt_7" BEL "Inst_VGA/Hcnt_6" BEL "Inst_VGA/Hcnt_5" BEL
        "Inst_VGA/Hcnt_4" BEL "Inst_VGA/Hcnt_3" BEL "Inst_VGA/Hcnt_2" BEL
        "Inst_VGA/Hcnt_1" BEL "Inst_VGA/Hcnt_0" BEL "Inst_VGA/HcntOut_9" BEL
        "Inst_VGA/HcntOut_8" BEL "Inst_VGA/HcntOut_7" BEL "Inst_VGA/HcntOut_6"
        BEL "Inst_VGA/HcntOut_5" BEL "Inst_VGA/HcntOut_4" BEL
        "Inst_VGA/HcntOut_3" BEL "Inst_VGA/HcntOut_2" BEL "Inst_VGA/HcntOut_1"
        BEL "Inst_VGA/HcntOut_0" BEL "Inst_VGA/VcntOut_9" BEL
        "Inst_VGA/VcntOut_8" BEL "Inst_VGA/VcntOut_7" BEL "Inst_VGA/VcntOut_6"
        BEL "Inst_VGA/VcntOut_5" BEL "Inst_VGA/VcntOut_4" BEL
        "Inst_VGA/VcntOut_3" BEL "Inst_VGA/VcntOut_2" BEL "Inst_VGA/VcntOut_1"
        BEL "Inst_VGA/VcntOut_0" BEL "Inst_Address_Generator/val_18" BEL
        "Inst_Address_Generator/val_17" BEL "Inst_Address_Generator/val_16"
        BEL "Inst_Address_Generator/val_15" BEL
        "Inst_Address_Generator/val_14" BEL "Inst_Address_Generator/val_13"
        BEL "Inst_Address_Generator/val_12" BEL
        "Inst_Address_Generator/val_11" BEL "Inst_Address_Generator/val_10"
        BEL "Inst_Address_Generator/val_9" BEL "Inst_Address_Generator/val_8"
        BEL "Inst_Address_Generator/val_7" BEL "Inst_Address_Generator/val_6"
        BEL "Inst_Address_Generator/val_5" BEL "Inst_Address_Generator/val_4"
        BEL "Inst_Address_Generator/val_3" BEL "Inst_Address_Generator/val_2"
        BEL "Inst_Address_Generator/val_1" BEL "Inst_Address_Generator/val_0"
        PIN "Inst_window/Maddsub_weights[8][4]_GND_42_o_MuLt_14_OUT_pins<117>"
        PIN "Inst_window/Maddsub_weights[7][4]_GND_42_o_MuLt_13_OUT_pins<117>"
        PIN "Inst_window/Maddsub_weights[6][4]_GND_42_o_MuLt_12_OUT_pins<117>"
        PIN "Inst_window/Maddsub_weights[5][4]_GND_42_o_MuLt_11_OUT_pins<117>"
        PIN "Inst_window/Maddsub_weights[4][4]_GND_42_o_MuLt_10_OUT_pins<117>"
        PIN "Inst_window/Maddsub_weights[3][4]_GND_42_o_MuLt_9_OUT_pins<117>"
        PIN "Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT_pins<117>"
        PIN "Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT_pins<117>"
        PIN "Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT_pins<117>"
        BEL "Inst_window/fifo2/DffOutputReg/q_8" BEL
        "Inst_window/fifo2/DffOutputReg/q_9" BEL
        "Inst_window/fifo2/dffgenerate[635].DffInternal/q_8" BEL
        "Inst_window/fifo2/dffgenerate[635].DffInternal/q_9" BEL
        "Inst_window/fifo1/DffOutputReg/q_8" BEL
        "Inst_window/fifo1/DffOutputReg/q_9" BEL
        "Inst_window/fifo1/dffgenerate[635].DffInternal/q_8" BEL
        "Inst_window/fifo1/dffgenerate[635].DffInternal/q_9" BEL
        "Inst_VGA2/hc_9" BEL "Inst_VGA2/hc_8" BEL "Inst_VGA2/hc_7" BEL
        "Inst_VGA2/hc_6" BEL "Inst_VGA2/hc_5" BEL "Inst_VGA2/hc_4" BEL
        "Inst_VGA2/hc_3" BEL "Inst_VGA2/hc_2" BEL "Inst_VGA2/hc_1" BEL
        "Inst_VGA2/hc_0" BEL "Inst_VGA2/vc_9" BEL "Inst_VGA2/vc_8" BEL
        "Inst_VGA2/vc_7" BEL "Inst_VGA2/vc_6" BEL "Inst_VGA2/vc_5" BEL
        "Inst_VGA2/vc_4" BEL "Inst_VGA2/vc_3" BEL "Inst_VGA2/vc_2" BEL
        "Inst_VGA2/vc_1" BEL "Inst_VGA2/vc_0" BEL "Inst_window/pixOut_3" BEL
        "Inst_window/pixOut_2" BEL "Inst_window/pixOut_1" BEL
        "Inst_window/pixOut_0" BEL "Inst_VGA/Vsync" BEL "Inst_VGA/Hsync" BEL
        "Inst_VGA/activeArea" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_0" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_1" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_2" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_3" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_4" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_5" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_6" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_7" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_8" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_9" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_10" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_11" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_12" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_13" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_14" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_15" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_16" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_17" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_18" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_19" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_81" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_0" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_1" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_2" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_3" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_4" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_5" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_6" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_7" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_8" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_9" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_10" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_11" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_12" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_13" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_14" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_15" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_16" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_17" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_18" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_19" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/q_91" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_0" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_1" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_2" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_3" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_4" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_5" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_6" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_7" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_8" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_9" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_10" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_11" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_12" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_13" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_14" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_15" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_16" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_17" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_18" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_19" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_91" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_0" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_1" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_2" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_3" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_4" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_5" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_6" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_7" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_8" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_9" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_10" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_11" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_12" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_13" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_14" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_15" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_16" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_17" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_18" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_19" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/q_81" BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift1"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift2"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift3"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift4"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift5"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift6"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift7"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift8"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift9"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift10"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift11"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift12"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift13"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift14"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift15"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift16"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift17"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift18"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift19"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift20"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift21"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift22"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift23"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift24"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift25"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift26"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift27"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift28"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift29"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift30"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift31"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift32"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift33"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift34"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift35"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift36"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift37"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift38"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift39"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift40"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift41"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift42"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift43"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift44"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift45"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift46"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift47"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift48"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift49"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift50"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift51"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift52"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift53"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift54"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift55"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift56"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift57"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift58"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift59"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift60"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift61"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift62"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift63"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift64"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift65"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift66"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift67"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift68"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift69"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift70"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift71"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift72"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift73"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift74"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift75"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift76"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift77"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift78"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift79"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift80"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift81"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift82"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift83"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift84"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift85"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift86"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift87"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift88"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift89"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift90"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift91"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift92"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift93"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift94"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift95"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift96"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift97"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift98"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift99"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift100"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift101"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift102"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift103"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift104"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift105"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift106"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift107"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift108"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift109"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift110"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift111"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift112"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift113"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift114"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift115"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift116"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift117"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift118"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift119"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift120"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift121"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift122"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift123"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift124"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift125"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift126"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift127"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift128"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift129"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift130"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift131"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift132"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift133"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift134"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift135"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift136"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift137"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift138"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift139"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift140"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift141"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift142"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift143"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift144"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift145"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift146"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift147"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift148"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift149"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift150"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift151"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift152"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift153"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift154"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift155"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift156"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift157"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift158"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift159"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift160"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift161"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift162"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift163"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift164"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift165"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift166"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift167"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift168"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift169"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift170"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift171"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift172"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift173"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift174"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift175"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift176"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift177"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift178"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift179"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift180"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift181"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift182"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift183"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift184"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift185"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift186"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift187"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift188"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift189"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift190"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift191"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift192"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift193"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift194"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift195"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift196"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift197"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift198"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift199"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift200"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift201"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift202"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift203"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift204"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift205"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift206"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift207"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift208"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift209"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift210"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift211"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift212"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift213"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift214"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift215"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift216"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift217"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift218"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift219"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift220"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift221"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift222"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift223"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift224"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift225"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift226"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift227"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift228"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift229"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift230"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift231"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift232"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift233"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift234"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift235"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift236"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift237"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift238"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift239"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift240"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift241"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift242"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift243"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift244"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift245"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift246"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift247"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift248"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift249"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift250"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift251"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift252"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift253"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift254"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift255"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift256"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift257"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift258"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift259"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift260"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift261"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift262"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift263"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift264"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift265"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift266"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift267"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift268"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift269"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift270"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift271"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift272"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift273"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift274"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift275"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift276"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift277"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift278"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift279"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift280"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift281"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift282"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift283"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift284"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift285"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift286"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift287"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift288"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift289"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift290"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift291"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift292"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift293"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift294"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift295"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift296"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift297"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift298"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift299"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift300"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift301"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift302"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift303"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift304"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift305"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift306"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift307"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift308"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift309"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift310"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift311"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift312"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift313"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift314"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift315"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift316"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift317"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift318"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift319"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift320"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift321"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift322"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift323"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift324"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift325"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift326"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift327"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift328"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift329"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift330"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift331"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift332"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift333"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift334"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift335"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift336"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift337"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift338"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift339"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift340"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift341"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift342"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift343"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift344"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift345"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift346"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift347"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift348"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift349"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift350"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift351"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift352"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift353"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift354"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift355"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift356"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift357"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift358"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift359"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift360"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift361"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift362"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift363"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift364"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift365"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift366"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift367"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift368"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift369"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift370"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift371"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift372"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift373"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift374"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift375"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift376"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift377"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift378"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift379"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift380"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift381"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift382"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift383"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift384"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift385"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift386"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift387"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift388"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift389"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift390"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift391"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift392"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift393"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift394"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift395"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift396"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift397"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift398"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift399"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift400"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift401"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift402"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift403"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift404"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift405"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift406"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift407"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift408"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift409"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift410"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift411"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift412"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift413"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift414"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift415"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift416"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift417"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift418"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift419"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift420"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift421"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift422"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift423"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift424"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift425"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift426"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift427"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift428"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift429"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift430"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift431"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift432"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift433"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift434"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift435"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift436"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift437"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift438"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift439"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift440"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift441"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift442"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift443"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift444"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift445"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift446"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift447"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift448"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift449"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift450"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift451"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift452"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift453"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift454"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift455"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift456"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift457"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift458"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift459"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift460"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift461"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift462"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift463"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift464"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift465"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift466"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift467"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift468"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift469"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift470"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift471"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift472"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift473"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift474"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift475"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift476"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift477"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift478"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift479"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift480"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift481"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift482"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift483"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift484"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift485"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift486"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift487"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift488"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift489"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift490"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift491"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift492"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift493"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift494"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift495"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift496"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift497"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift498"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift499"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift500"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift501"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift502"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift503"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift504"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift505"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift506"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift507"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift508"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift509"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift510"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift511"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift512"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift513"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift514"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift515"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift516"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift517"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift518"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift519"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift520"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift521"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift522"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift523"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift524"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift525"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift526"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift527"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift528"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift529"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift530"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift531"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift532"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift533"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift534"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift535"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift536"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift537"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift538"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift539"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift540"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift541"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift542"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift543"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift544"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift545"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift546"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift547"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift548"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift549"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift550"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift551"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift552"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift553"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift554"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift555"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift556"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift557"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift558"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift559"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift560"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift561"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift562"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift563"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift564"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift565"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift566"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift567"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift568"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift569"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift570"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift571"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift572"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift573"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift574"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift575"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift576"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift577"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift578"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift579"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift580"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift581"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift582"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift583"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift584"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift585"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift586"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift587"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift588"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift589"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift590"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift591"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift592"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift593"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift594"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift595"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift596"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift597"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift598"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift599"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift600"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift601"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift602"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift603"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift604"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift605"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift606"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift607"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift608"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift609"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift610"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift611"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift612"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift613"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift614"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift615"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift616"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift617"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift618"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift619"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift620"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift621"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift622"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift623"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift624"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift625"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift626"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift627"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift628"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift629"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift630"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift631"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift632"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift633"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift634"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift635"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift636"
        BEL
        "Inst_segment/Mcompar_GND_48_o_GND_48_o_LessThan_34_o_lutdi_shift637"
        BEL "Inst_window/fifo1/dffgenerate[634].DffInternal/q_8" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/q_9" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_8" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_9" BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_6"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_pins<33>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>";
PIN Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT_pins<32> =
        BEL "Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT"
        PINNAME CLKARDCLK;
TIMEGRP inst_vga_pll_clkout0 = BEL "inst_vga_pll/clkout1_buf" BEL
        "Inst_ov7670_controller/Inst_i3c2/state_FSM_FFd2" BEL
        "Inst_ov7670_controller/Inst_i3c2/state_FSM_FFd3" BEL
        "Inst_ov7670_controller/Inst_i3c2/state_FSM_FFd1" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_scl" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_9" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_8" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_7" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/skip" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_started" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_8" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_7" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_15" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_14" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_13" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_12" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_11" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_10" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_9" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_8" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_7" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/outputs_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/state[3]_clk_DFF_164" BEL
        "Inst_ov7670_controller/Inst_i3c2/ack_flag" BEL
        "Inst_ov7670_controller/sys_clk" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_sda" PIN
        "Inst_ov7670_controller_Mram_address[9]_GND_430_o_wide_mux_0_OUT_pins<32>";
PIN inst_vga_pll/mmcm_adv_inst_pins<2> = BEL "inst_vga_pll/mmcm_adv_inst"
        PINNAME CLKIN1;
TIMEGRP clk100 = PIN "inst_vga_pll/mmcm_adv_inst_pins<2>";
TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
SCHEMATIC END;

