vlogSupply0Sigs ""
print_control_vars t
netlistNoWarn ""
useFileUselib t
shortInstanceList ""
headerText "none"
unlPortDrill ""
upgradeMsgSevWarn ""
useUselibForSpice nil
amsScalarInstances t
unlAnalogOnly ""
amsLSB_MSB nil
upgradeMsgSevError ""
ignorePrintNettype nil
emh_digNetlistFile "digital.v"
amsPortConnectionByNameOrOrder "name"
emh_maskLayoutView t
allowNameCollisions "yes"
forceCleanTempDirForShadow nil
hnlVerilogTermSyncUp nil
allowIllegalIdentifiers "yes"
amsTraverseConfigForTextViews t
updateShadow nil
splitNetlistFormat nil
allowSparseBuses "yes"
netlistMaxWarn ""
useSpectreInfo "spectre veriloga spice"
allowDeviantBuses "yes"
netlistMaxWarn2331 3
desVarsToBeNetlistedAsInt ""
allDspfFiles nil
verboseShadowLog nil
dspfFile nil
aliasInstFormat "ams_alias_inst_%i"
emh_phyCell ""
instClashFormat "%b_instclash"
amsmaxErrors "50"
emh_macroLibList ""
enablePkgImport nil
preferMEOverImplicit t
modifyParamScope "no"
initFile ""
dnaAssemblerWaitTime 3600
amsTempDirForShadows ""
ossEscNameMapping t
templateFile ""
iterInstExpFormat "%b_%i"
ifdefLanguageExtensions nil
termMismatch "ignore"
checkForMissingShadows nil
includeInstCdfParams nil
useRunDirNetlistsOnly t
runNProcForSch nil
emh_PrintPwrGndConnectivity nil
amsExpScalingFactor "no"
amsExcludeParams ""
useDefparam nil
amsVerilogHonorSmForLeaf nil
useEffectiveCDF nil
amsVerbose nil
emh_DigitalInstList nil
unquoteNumbers t
includeFiles "disciplines.vams userDisciplines.vams"
vlogGroundSigs "gnd!"
globalSignals (("" "D" "gnd!" "CDBA" "wire" "" "YES" "F" "wire" ""))
templateScript ""
termDirectionMismatch "ignore"
emh_printPhysicalInst nil
vlogSupply1Sigs ""
createSpectreCktForExtracted nil
paramDefVals ""
netClashFormat "%b_netclash"
paramGlobalDefVal "0"
amsDefinitionViews "symbol schematic extracted"
emh_printEmptySubckt t
