\doxysubsubsubsection{ADC Clock Source}
\hypertarget{group__RCCEx__ADC__Clock__Source}{}\label{group__RCCEx__ADC__Clock__Source}\index{ADC Clock Source@{ADC Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga451dec253c6ead337ba6e7058d9dbff0}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+NONE
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga67d9e1fa709ffb88b4fa82bbf75bc731}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga21505a1b99222480d66c9d0abbf18e72}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+PLL
\item 
\#define \mbox{\hyperlink{group__RCCEx__ADC__Clock__Source_ga2c5e64b7af7f986894c430da219d1356}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK}}~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCCEx__ADC__Clock__Source_ga67d9e1fa709ffb88b4fa82bbf75bc731}\label{group__RCCEx__ADC__Clock__Source_ga67d9e1fa709ffb88b4fa82bbf75bc731} 
\index{ADC Clock Source@{ADC Clock Source}!RCC\_ADCCLKSOURCE\_HSI@{RCC\_ADCCLKSOURCE\_HSI}}
\index{RCC\_ADCCLKSOURCE\_HSI@{RCC\_ADCCLKSOURCE\_HSI}!ADC Clock Source@{ADC Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_HSI}{RCC\_ADCCLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+HSI}

HSI clock selected as ADC clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00339}{339}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__ADC__Clock__Source_ga451dec253c6ead337ba6e7058d9dbff0}\label{group__RCCEx__ADC__Clock__Source_ga451dec253c6ead337ba6e7058d9dbff0} 
\index{ADC Clock Source@{ADC Clock Source}!RCC\_ADCCLKSOURCE\_NONE@{RCC\_ADCCLKSOURCE\_NONE}}
\index{RCC\_ADCCLKSOURCE\_NONE@{RCC\_ADCCLKSOURCE\_NONE}!ADC Clock Source@{ADC Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_NONE}{RCC\_ADCCLKSOURCE\_NONE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+NONE~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+NONE}

None clock selected as ADC clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00338}{338}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__ADC__Clock__Source_ga21505a1b99222480d66c9d0abbf18e72}\label{group__RCCEx__ADC__Clock__Source_ga21505a1b99222480d66c9d0abbf18e72} 
\index{ADC Clock Source@{ADC Clock Source}!RCC\_ADCCLKSOURCE\_PLL@{RCC\_ADCCLKSOURCE\_PLL}}
\index{RCC\_ADCCLKSOURCE\_PLL@{RCC\_ADCCLKSOURCE\_PLL}!ADC Clock Source@{ADC Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_PLL}{RCC\_ADCCLKSOURCE\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+PLL}

PLL "{}\+P"{} clock selected as ADC clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\Hypertarget{group__RCCEx__ADC__Clock__Source_ga2c5e64b7af7f986894c430da219d1356}\label{group__RCCEx__ADC__Clock__Source_ga2c5e64b7af7f986894c430da219d1356} 
\index{ADC Clock Source@{ADC Clock Source}!RCC\_ADCCLKSOURCE\_SYSCLK@{RCC\_ADCCLKSOURCE\_SYSCLK}}
\index{RCC\_ADCCLKSOURCE\_SYSCLK@{RCC\_ADCCLKSOURCE\_SYSCLK}!ADC Clock Source@{ADC Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_SYSCLK}{RCC\_ADCCLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK~LL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}

SYSCLK clock selected as ADC clock ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

