[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of BC7K325TABG900I production of BEIJING MICROELECTRONICS TECHNOLOGY INSTITUTE from the text:Product  Manual\nProduct  model:  BC7K325TABG900I,  BC7K325TABG900EI,  BC7K325TABG676I,\nBC7K325TABG676EI,  BC7K410TBG900I,  BC7K410TBG900EIBC  7  K  Series  High-Performance  Industrial- Grade  FPGA\nFPGA  ffffffff  ff  fpg  aF  FFPG  AMachine Translated by Google\nversion  control  page\nBC  7  K  series  high-performance  industrial-grade  FPGARemark Version  Number  Release  Date  Change  Chapter change  description\n1first  draft 20230530Machine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGA3.3  BC7K410TBG900I/ BC7K410TBG900EI ...................................................8\n6.  Typical  applications................................... ..........433.2  BC7K325TABG676I/ BC7K325TABG676EI ...................................61.1  Product  features................................................... .................1\n8.  Users  pay  attention  to  product  information................................... .........\n8.1  Product  identification  information................................... ..........  55\nAppendix  3  Requirements  for  device  packaging  and  unpacking...................................ÿ…\n6784 3.  Packaging  and  lead-out  instructions................................... .........1.  Product  overview ................................................ ..........\n7.2  Precautions................................................... ..........  522.1  Absolute  Maximum  Ratings ................................................ .............2\n4.2  Unit  module  structure  and  working  principle................................................... .....\n4.3  Configuration................................................ ...................  25\n7.1  Product  Application  Description................................................ ..........  522\n4.1  The  basic  working  principle  of  the  product................................................ .........\n59\nAppendix  2  Soldering  Recommendations................................... .........\n6671.3  Important  notice................................................... .................1\n4.  Product  function...................................... ..........\n10\n51\n8.3  Contact  information  of  R&D  and  production  units...................................ÿ…  589\nAppendix  4  Pin  Information  Table................................................... .........5.  Product  electrical  characteristics................................... .........1\n3.1  BC7K325TABG900I/ BC7K325TABG900EI ...................................4\n101\n7.3  Product  protection................................................... ................  52\n55\n6462.2  Recommended  Operating  Conditions................................... ..............2\n102.  Working  conditions  of  the  product................................... .........\n7.  Precautions  for  application................................... .........\nAppendix  1  Situation  of  Corresponding  Substitution  of  Foreign  Products................................... ....521.2  Product  use  and  application  range................................................... ..........1\n8.2  Product  identification...................................... ................  55\n1Table  of  contentsMachine Translated by Google\nÿ  25×18-bit  complement  multiplication/ 48-bit  accumulation  function  \nÿ  25-bit  pre-adder  for  high-performance  filtering  ÿ  Optional  \npipelining,  optional  ALU  and  dedicated  wiring  for  cascading  ÿ  \nInput/Output  \nBlock  (IOB )  ÿ  High-performance  SelectIO  \ntechnology,  support  high-speed  memory  interface  (DDR3  1333Mb/\ns)  ÿ  Include  wide-range  port  HR  (1.2V  to  3.3V)ÿ  Working  temperature  (wide  temperature  industrial  grade):  -55ÿÿGbps  ÿ  \nLow  power  consumption  mode,  optimize  inter-chip  \nconnection  ÿ  PCI  Express  integrated  module  ÿ  \nComply  with  PCI  Express  basic  specification  2.1,  can  realize  \nendpoint  or  root  port  function  ÿ  Flexible  \nconfiguration  options  ÿ  Support  high-\nspeed  SPI  and  BPI  Flash  configuration  ÿ  Support  256-bit  AES  \nencryption  and  HMAC/SHA-256  authentication  ÿ  Support  partial  \nreconfiguration  function\n+125°Cÿ\nÿ  Antistatic  ability  (human  body  model):  1000V;+100°CProvide  users  with  a  higher  level  of  security  protectionand  high-performance  port  HP  (1.2V  to  1.8V)  ÿ  \nIntegrated  high-frequency  decoupling  capacitors  to  enhance  \nsignal  \nintegrity  ÿ  With  digitally  controlled  impedance  (DCI)  terminationÿ  BC7K  series  high-performance  industrial-grade  FPGA,  and\nXilinx’s  Kintex7  series  is  compatible  with  standard  \nproducts  and  has  higher  security  ÿ  Compared  with  \nBQ5V  series,  the  system  performance  is  greatly  improved  \nÿ  \nPerformance  indicators  are  comparable  to  Xilinx’s  Kintex7  \nseries  -2  level  products\nÿ  User-configurable  analog  interface  (XADC)  12-bit  \n1MSPS  ADC  ÿ  Up  to  \n12  user-configurable  analog  inputs  ÿ  On-chip  \ntemperature  and  supply  voltage  detection  ÿ  \nSupport  JTAG  access  to  ADC  ÿ  \nSupport  Vivado  development  environment  (recommended  \nversion  \n2018.3)  ÿ  1.0V  core  voltage  ÿ  \nReliability  indexÿ  Working  \ntemperature  (industrial  grade):  -40ÿÿÿ  Configurable  logic  block  (CLB)  ÿ  True  6-\ninput  look-up  table  (LUT)  technology  ÿ  Look-up  \ntable  (LUT)  has  storage  capacity  ÿ  Can  be  \nconfigured  as  register/shift  register  ÿ  Clock  \nmanagement  module  (CMT)  ÿ  Provide  \nhigh-precision  low-jitter  clock  ÿ  Each  \nCMT  contains  a  mixed-mode  clock  management  module  \n(MMCM)  and  a  phase-locked  loop  (PLL)\nBC  7  K  series  high-performance  industrial-grade  FPGAÿ  Block  RAM  (Block  RAM)  ÿ  Dual-port  36Kb  \nBRAM,  port  width  up  to  72  bits  ÿ  Programmable  FIFO  \nlogic  ÿ  \nBuilt-in  optional  error  correction  \ncircuit  ÿ  Digital  signal  processing  \nmodule  (DSP  Slice)1.1  Product  Features\nÿ  High-speed  serial  transceiver  (GTX)  ÿ  The  \nmaximum  data  transmission  rate  is  not  lower  than  10.3125\n11.  Product  overviewMachine Translated by Google\n1.2  Product  use  and  application  scope\nBC  7  K  series  high-performance  industrial-grade  FPGA1.3  Important  Notice\n1The  situation  of  this  product  is  shown  in  Table  1-1.\nBC7K325TABG676EI  wide  temperature  grade8\nThe  product  manual  is  only  used  as  a  reference  for  users,  and  the  information  and  products  recorded  are  not  intended  to  satisfy  users  as  a  whole.General  input  and  output  module  (IOB),  large  capacity  block  memory  (BRAM),  digital  signal  processing  module  (DSP  Slice),  time\ndevice\n500  PBGA900\n500  PBGA900CLB  distribution\n4000\n5663\nOur  company  shall  not  be  liable  for  any  direct  or  indirect  losses  caused  by  the  abnormal  operation  or  damage  of  the  product  due  to  the  information  from  the  other  party.Level  of  security  protection,  suitable  for  logic  control,  data  processing  and  other  applications.\nBC7K325TABG900I  Industrial  grade\n10620\nOur  unit  will  continue  to  update  the  product  manual  based  on  the  experience  of  all  users,  and  no  further  notice  will  be  given  for  the  update.  please  userslice\n1\n1Table  1-1  Basic  information  of  BC7K  series  high-performance  industrial-grade  FPGA\nBC7K410TBG900I  Industrial  grade1\nThe  basis  of  the  request  must  be  evaluated  in  conjunction  with  the  user\'s  overall  system.  Do  not  accept  third-party  instructions  other  than  the  product  manualClock  management  module  (CMT),  PCI  Express  integrated  module,  high-speed  serial  transceiver  (GTX),  XADC  and  other  IP  resources,\nencapsulation\n50950RAM  (Kb)\n840\n1540BC7K  series  high-performance  industrial-grade  FPGA  currently  includes  BC7K325TABG900I,  BC7K325TABG900EI,\nBC7K325TABG900EI  wide  temperature  grade\n10\nBe  sure  to  obtain  product  manuals  through  the  official  public  network  (www.bmti.com.cn  or  WeChat  public  account)  before  using  our  company\'s  products.DSP\n16\n16user\nBC7K410TBG900EI  wide  temperature  grade400  PBGA676\nGuide  or  refer  to  third-party  information  to  operate  the  corresponding  products  of  our  unit.It  can  be  configured  on-site  through  JTAG,  serial  mode  or  parallel  mode  to  flexibly  realize  various  required  functions.  Key  performance  indicators  and\nCMT  PCIe  GTX  XADC\n4000\nThe  copyright  of  the  product  manual  belongs  to  Beijing  Institute  of  Microelectronics  Technology  (hereinafter  referred  to  as  "our  unit"),  and  it  is  not  transferred  to  our  unitBRAM  \nmaximum  capacity  (Kb)\n16020\n28620BC7K325TABG676I,  BC7K325TABG676EI,  BC7K410TBG900I  and  BC7K410TBG900EI  six  products,  based  on\nBC7K325TABG676I  Industrial  grade\n1\nThe  latest  version  of  the  manual,  or  contact  our  unit  to  obtain.  If  you  have  any  questions  about  the  product  manual,  please  contact  our  unit.BC7K  series  high-performance  industrial-grade  FPGA  is  a  new  generation  of  SRAM-type  FPGA,  which  contains  configurable  logic  blocks  (CLBs),\nslice\n1\n1Product  \nCategory\n50950\n63550\nThe  user  did  not  strictly  follow  the  requirements  of  the  latest  product  manual  to  save,  use  our  company\'s  products  or  accept  third-party  guidance,  refer  to  third-partyXilinx\'s  Kintex7  series  products  are  compatible,  and  at  the  same  time  solve  the  "StarBleed"  major  security  vulnerability,  providing  users  with  higher\nIO\n840\nIntellectual  property  rights  and  other  rights  licenses  owned  by  bits  or  third  parties.CLB\n10\n10Machine Translated by Google\n-0.5Vÿ2.0V  (1.8V  HP  IO)\nm)  Analog  supply  voltage  range  of  GTX  transceiver  terminal  impedance  calibration  \ncircuit  ( n)  Absolute  input  voltage  range  of  GTX  receiving  end  (RXP/RXN)  and  transmitting  end  (TXP/TXN)  (CCINT):  -0.5Vÿ1.1V\n-0.40Vÿ2.625V  (VCCO=3.3V,  VREF  and  differential  I/O  protocols  except  TMDS_33)\n)o)  GTX  receiver  DC  input  current,  DC  coupling:  IDCIN-FLOAT  =14mA  (RX  terminal  floating)\n):  -0.5Vÿ2.0V\n):  -0.5Vÿ2.0V\n):  +125°C):  -0.40VÿVCCO  +0.55V  (3.3V  HR  IO)  -0.55VÿVCCO  \n+0.55V  (1.8V  HP  IO)):  -0.5Vÿ2.0V\n)\n):  220°C):  -0.5Vÿ2.06V\nf)  Voltage  range  of  key  memory  battery  backup  power  \nsupply  (g)  Input  reference  voltage  \nrange  (h)  FPGA  logic  DC  input  voltage  range  (\n):  -0.5Vÿ1.32V\n):\nIDCOUT-MGTAVTT=12mA  (RX  terminal  connected):  -0.5Vÿ2.0V):  -0.5Vÿ2.0V\n):  -0.5Vÿ1.32V\nIDCIN-GND=6.5mA  (RX  terminal  is  grounded)\nq)  Power  supply  voltage  range  related  to  XADC  and  GNDADC  (r)  \nInput  reference  voltage  range  related  to  XADC  and  GNDADC  (s)  \nMaximum  core  power  consumption  of  the  \ndevice:  10W  t)  Maximum  power  consumption  of  high-speed  serial  \ninterface  (per  bank):  2W  u)  \nStorage  Temperature  (v)  Terminal  \nsoldering  temperature  \n(w)  Junction  temperature  (x)  Thermal  resistance  ( th(JC)):  1°C/W RIDCIN-MGTAVTT=12mA  (RX  terminal  connected):  -0.5Vÿ3.6V  (3.3V  HR  IO)The  absolute  maximum  \nratings  are  as  follows:  a)  Core  \nsupply  voltage  range  (b)  Auxiliary  \nsupply  voltage  range  (c)  Auxiliary  \nsupply  voltage  range  (d)  BRAM  \nsupply  voltage  range  (e)  Output  drive  supply  voltage  range  (\n):  -0.5Vÿ1.935V\n-0.5Vÿ1.26V):  -0.5Vÿ1.32V):  -0.5Vÿ1.1V\ni)  GTX  transmitter  and  receiver  circuit  analog  power  supply  voltage  \nrange  (j)  GTX  transmitter  and  receiver  port  analog  power  supply  voltage  \nrange  (k)  GTX  transceiver  auxiliary  analog  QPLL  power  supply  \nvoltage  range  (l)  GTX  transceiver  reference  clock  absolute  Input  voltage  range(\np)  GTX  transmitter  DC  output  current,  DC  coupling:  IDCOUT-FLOAT  =14mA  (RX  terminal  floating)\n):  -65ÿÿ150ÿV\n):  -0.5Vÿ1.1V2.1  Absolute  Maximum  Ratings\nBC  7  K  series  high-performance  industrial-grade  FPGAVMGTREFCLK\nVMGTA  VTTVMGTA  VCC\nVREFPVCCAUX\nVCCBATT\nVMGTAVTTRCAL\nTSTGVCCAUX_IO\nVMGTA  VTT\nVINVREF\nVMGTA  VTT\nTSOLVCCBRAM\nVMGTVCCAUXVIN\nVCCADC\nTJVCCO\n22.  Product  working  conditionsMachine Translated by Google\nVCCBRAM\nVMGTVCCAUXVMGTA  VCC\nVREFPVCCAUX\nVCCO\nIIN\nVMGTAVTTRCALVCCAUX_IO\nTJVMGTA  VTTVCCBATTVIN\nVCCADC\nTJVCCINT\n-0.20Vÿ2.625V  (VCCO=3.3V,  VREF  and  differential  I/O  protocols  except  TMDS_33)\nGTX  transmitter  and  receiver  circuit  analog  supply  voltage  range  ():  0.97Vÿ1.03V\n):  1.75Vÿ1.85V\n):  1.20Vÿ1.30V):  1.71Vÿ1.89Vk)):  -0.20VÿVCCO+0.2VThe  recommended  operating  \nconditions  are  as  follows:  a)  Core  supply  voltage  range  (\nd)\n)  (wide  temperature  industrial  grade  product):  -55ÿÿ+125ÿh)  Voltage  range  of  key  memory  battery  backup  power  supply  (1.14Vÿ1.89V  (1.8V  HP  IO)):  1.71Vÿ1.89V\n):  1.17Vÿ1.23V GTX  transmitter  and  receiver  port  analog  supply  voltage  range  (c)  Auxiliary  supply  voltage  range  (\nm)\n)  (industrial  grade  product):  -40ÿÿ+100ÿl)  GTX  transceiver  terminal  impedance  calibration  circuit  analog  supply  voltage  range  ((e)  Output  drive  supply  voltage  range  ():  1.71Vÿ1.89V\nn)  XADC  external  reference  voltage  range  (Auxiliary  Analog  QPLL  Supply  Voltage  Range  for  GTX  Transceivers  (i)):  0.97Vÿ1.03V\nBRAM  supply  voltage  range  (\nThe  supply  voltage  range  of  XADC  relative  to  GNDADC  (f)  DC  input  voltage  range  (\n):  1.0Vÿ1.89V\np)  Operating  temperature  (o)  Operating  temperature  (j)):  1.14Vÿ3.465V  (3.3V  HR  IO)\n):  10mA\n):  1.17Vÿ1.23V):  1.05Vÿ1.10Vg)  Maximum  input  current  through  any  pin  (diode  forward  conduction)  in  a  powered  or  unpowered  bankb)  Auxiliary  supply  voltage  range  (\n3BC  7  K  series  high-performance  industrial-grade  FPGA2.2  Recommended  Operating  ConditionsMachine Translated by Google\nThe  specific  package  information  of  BC7K325TABG900I/ BC7K325TABG900EI  is  as  follows:\nFigure  3-1  Package  information  of  BC7K325TABG900I/ BC7K325TABG900EI\nThe  outline  dimensions  are  as  follows:\nBC  7  K  series  high-performance  industrial-grade  FPGA3.1BC7K325TABG900I/ BC7K325TABG900EI\n43.  Description  of  packaging  and  terminalsMachine Translated by Google\n——A1\n——Nominal  \nvalue\n0.20\nFor  BC7K325TABG900I / BC7K325TABG900EI  pin  information,  see  Table  1  in  Appendix  4.0.51.5Table  3-1  Dimensions  of  BC7K325TABG900I/ BC7K325TABG900EI\n0.5\n————0.6 0.4\n——o  b2.9——\nbbb1.00ZD/ZEthe  smallest\n——\n————A\n0.70\n——30.5Figure  3-2  Schematic  diagram  of  BC7K325TABG900I/ BC7K325TABG900EI  outline  dimensions\n31.5\n——\naaa——maximum\ne\n0.30D/EDimension  symbol\nBC  7  K  series  high-performance  industrial-grade  FPGA\n5in  millimetersMachine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGA3.2BC7K325TABG676I/ BC7K325TABG676EI\n6The  specific  package  information  of  BC7K325TABG676I/ BC7K325TABG676EI  is  as  follows:\nFigure  3-3  Package  information  of  BC7K325TABG676I/ BC7K325TABG676EIMachine Translated by Google\n——\n1.002.85\n0.30—— ——1.2526.50Figure  3-4  BC7K325TABG676I/ BC7K325TABG676EI  outline  dimensions\n——\n——0.752.57\nD/E\naaa0.50the  smallest\nA1\n——\nFor  BC7K325TABG676I/ BC7K325TABG676EI  pin  information,  see  Table  2  in  Appendix  4.——27.50Nominal\no  b\nbbb——Table  3-2  Dimensions  of  BC7K325TABG676I/ BC7K325TABG676EI\nmaximum\n0.20——ZD/ZEThe  outline  dimensions  are  as  follows:\n0.38\n0.70——ADimension  symbol\n——\ne0.60value\nBC  7  K  series  high-performance  industrial-grade  FPGAin  millimeters\n7Machine Translated by Google\n3.3BC7K410TBG900I/ BC7K410TBG900EI\nBC  7  K  series  high-performance  industrial-grade  FPGA\n8The  specific  package  information  of  BC7K410TBG900I/ BC7K410TBG900EI  is  as  follows:\nFigure  3-5  Package  information  of  BC7K410TBG900I/ BC7K410TBG900EIMachine Translated by Google\nPAD  CORNER\nPAD  CORNERA1  BALL\nA1  BALL\nSIDE  VIEW BOTTOM  VIEW TOP  VIEWE.\nD.\n30.50\n--D/E--0.60\n0.20--Table  3-3  Dimensions  of  BC7K410TBG900I/ BC7K410TBG900EI\nmaximum\n2.535 A\ne--\naaa\nFor  BC7K410TBG900I/ BC7K410TBG900EI  pin  information,  see  Table  3  in  Appendix  4.Dimension  symbol\n31.50\n--\n0.302.823\n--\n0.70\n--Figure  3-6  Schematic  diagram  of  BC7K410TBG900I/ BC7K410TBG900EI  outline  dimensions\n0.50 ZD/ZE\no  b\nbbb0.40 A1\n--\n--the  smallest\n1.001.50\n0.50--The  outline  dimensions  are  as  follows:\n--Nominal  \nvaluebbbb  CAB\nA1\nZEZDB\nL7\nYAAA\nAKAGJ2\nVG6\nT\nADf8\nR\nAEABD.3\nN\nAJWA302928272625242322212019181716151413121110  9\nK\nAHu4\nh\nAFP1\nE.\nACm5\nC\nBC  7  K  series  high-performance  industrial-grade  FPGAA\ne\n9in  millimetersaaa  CB\nCAMachine Translated by Google\n28620\nHigh-speed  Serial  Transceiver  (GTX)  NumberModules,  high-speed  serial  transceivers  with  a  single-channel  maximum  transmission  rate  of  not  less  than  10.3125  Gbps,  and  system  monitors.  BC7K\n1632.5  milliondevice\n150Number  of  DSP  SlicesBuilt  with  columnar  architecture,  it  has  more  powerful  performance  and  lower  power  consumption  than  the  previous  generation  FPGA.  BC7K  series  high-performance  industrial-grade  FPGA\n840\n10Table  4-1  BC7K  series  high-performance  industrial-grade  FPGA  device  scale\n35050950BC7K410TBG900EI\n16020\nNumber  of  PCI  Express  modulesRich  clocking  resources  consisting  of  network  and  dynamically  configurable  multi-function  clock  manager,  PCI  Express  Gen2  compliant  integrated\nThe  IOBs  of  BC7K  series  high-performance  industrial-grade  FPGA  products  are  programmable,  and  according  to  the  needs  of  different  application  scenarios,  mainly  include1XC7K410TBC7K410TBG900I/\n840Number  of  CLB  SlicesThe  BC7K  series  of  high-performance  industrial-grade  FPGAs  are  based  on  28nm  process  technology  and  further  optimized  advanced  silicon  combination  modules\n15010\nHP  I/OThe  meter  provides  programmability.  The  specific  scale  of  the  device  is  shown  in  Table  4-1.\n1641  millionBC7K325TABG676EI\n16020\nNumber  of  Clock  Management  Units  (CMTs)Low  power  consumption  25  x  18  DSP  Slice,  wide-range/high-performance  CNC  general-purpose  I/O  supporting  DDR3,  driven  by  high-speed  low-skew  clock\n1XC7K325TBC7K325TABG676I/\n63550Equivalent  System  Gates\n350 HR  I/Ofamily  of  high-performance  industrial-grade  FPGAs  are  the  preferred  programmable  alternative  to  custom  ASIC  technology  for  most  advanced  system  designs.\n10\n832.5  millionBC7K325TABG900EI\n1501540\nBRAM  capacity(Kb)Integrates  rich  logic  resources  and  a  variety  of  hard  IP  system-level  modules,  including  powerful  configurable  36  Kb  Block  RAM/FIFO,\n1XC7K325TBC7K325TABG900I/\n50950Compatible  models\n2504.1  Basic  working  principle  of  the  product\n4.2.1  Input/Output  Module  (SelectIO)4.2  Unit  module  structure  and  working  principle\nBC  7  K  series  high-performance  industrial-grade  FPGA\n104.  Product  functionMachine Translated by Google\nISERDESSupported  Supported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  \nSupported  Supported  Supported  Supported\nOSERDESIt  mainly  supports  the  following  functions:\nÿ  DDR  three-state  output  controlsupport\nÿ  Register  tri-state  output  controlHR  IOSupports  protocols  below  1.8V  for  high-speed  applications;  the  wide-range  interface  supports  1.2V-3.3V  protocols,  and  the  voltage  coverage  is  wider\nODELAY\nsupport\nÿ  Three-state  output  controlHP  IO\nVCCAUX_IO  supply  rail  digitally  \ncontrolled  impedance  (DCI)  and  DCI  cascade  \ninternal  VREF  \ninternal  differential  termination  (DIFF_TERM)\nsupport\nÿ  Combinational  logic  input/output1.8  VI/O  standard\nLVCMOS18  and  LVTTL  protocols  support  24mA  output  drive\nsupport\nZHOLD_DELAY3.3VI/O  standard\n1.5VI/O  standard  1.35VI/\nO  standard  1.2VI/O  \nstandard\nÿ  Same  edge  output  DDR  modesupportIDLE  LAYCTRLwide.\nsupport\nÿ  Double  Rate  (DDR)  I/Onot  supportIDELAYTwo  types  of  SelectIO  modules  are  included:  high-performance  interface  (HP  IO)  and  wide-range  interface  (HR  IO).  High-performance  interface  supports\nnot  support\nÿ  Register  input/output\nÿ  Same  edge  and  same  edge  pipeline  input  DDR  modeLVDS  signal2.5VI/O  standard\nThe  basic  I/O  logic  resources  of  BC7K  series  high-performance  industrial-grade  FPGA  include  the  following  parts:\nÿ  IDELAY/ODELAY  provides  user-adjustable  high-resolution  delay  tap  valueSupported  \nSupported  \nSupported  \nSupported  \nSupported  \nSupported  \nNot  \nSupported  \nNot  Supported  \nSupported  \nSupported  \nNot  \nSupported  \nSupportedcharacteristic\n11BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nFor  more  information  about  SelectIO  functions,  structures  and  applications,  please  refer  to  the  manual  UG471:  7  Series  FPGAsSelectIO\n\x7f  Fast  carry  chainODELAY  module,  and  other  logic  units  are  consistent  with  HP  bank.\n\x7f  Large  multiplexer\x7f  Arithmetic  logic  gatesThere  are  independent  IDELAY  and  ODELAY  modules.  HR  banks  have  different  I/O  buffers  than  HP  banks  and  do  not  support\nNot  connected  to  each  other.  The  lower  slice  in  the  CLB  is  Slice(0),  and  the  upper  slice  is  Slice(1).  As  shown  in  Figure  4-1  below.The  input,  output,  and  tri-state  drivers  for  SelectIO  are  contained  within  the  Input/Output  Buffer  (IOB).  HP  bank  has\n\x7f  Eight  storage  elements\x7f  Four  function  generators\nA  CLB  contains  two  Slices,  and  the  two  Slices  are  located  in  two  independent  columns,  and  each  has  its  own  independent  carry  chain.Equivalent  to:\nInterconnects  can  and  are  connected  to  a  switch  matrix  that  accesses  common  routing  resources.The  storage  elements  are  configured  as  edge-triggered  D-type  flip-flops  or  level-sensitive  latches.  Each  CLB  contains  internal  fastThe  CLB  resource  of  a  BC7K  series  high-performance  industrial-grade  FPGA  consists  of  two  slices.  Each  Slice  contains  and\nOne  32-bit  shift  register  (or  two  16-bit  shift  registers)  or  64-bit  distributed  RAM  operation.  In  addition,  fourThe  function  generator  can  be  configured  as  a  6-input  LUT  or  as  a  dual-output  5-input  LUT.  SLICEM  in  some  CLBs  can  be  configured  asResources  User  Guide.\n12BC  7  K  series  high-performance  industrial-grade  FPGA4.2.2  Configurable  Logic  Block  (CLB)Machine Translated by Google\nResources  User  Guide.\n20  clock  generator  elements  are  available.Configurable  Logic  Block  User  Guide.\nFor  more  information  about  the  function,  structure  and  application  of  Block  RAM,  please  refer  to  the  manual  UG473:  7  Series  FPGAs  MemoryWrite  enable  and  other  functions.For  more  information  about  CLB  module  functions,  structures  and  applications,  please  refer  to  the  manual  UG474:  7  Series  FPGAs\nprocessor  (MMCM).  The  PLL  and  MMCM  can  be  used  independently  or  cascaded.  Up  to  10  CMT  modules  can  be  used,  totalingThe  overall  block  diagram  of  CMT  is  shown  in  Figure  4-2.  Each  CMT  includes  a  phase-locked  loop  (PLL)  and  a  mixed-mode  clock  tube.Figure  4-1  Arrangement  of  slices  in  CLB\nCapacity  expansion.  Additionally,  back-end  pipeline  registers,  clock  control  circuitry,  built-in  FIFO  support,  ECC  and  byteEach  port  is  fully  synchronous  and  independent,  providing  three  write  modes.  Block  RAM  can  realize  64K×1  by  cascading\nClock  de-skew,  dynamic  reconfiguration  and  other  functions.energy  saving.\nHigh-quality  dedicated  clock  path  to  other  resources  of  the  device.  CMT  mainly  realizes  wide-range  frequency  synthesis,  jitter  filtering,The  combination  scheme  meets  the  clock  requirements  of  different  applications.  Global  clock  resources  and  regional  clock  resources  are  mainly  used  to  pass  clock  signals  throughConfigure  between  512K×36.  Support  power  management  function,  realized  by  shutting  down  uninstanced  Block  RAM  storage  array\nClock  resources  include  global  clock  resources,  regional  clock  resources,  and  clock  management  units  (CMTs).  Groups  of  different  clock  resources72  configurations.  Each  36  Kb  block  can  be  configured  as  two  independent  18  Kb  dual-port  RAMs,  supportingThe  36  Kb  dual-port  Block  RAM  module  resources  support  programming  operations  to  achieve  depth  and  width  from  32K×1  to  512K×\n134.2.3  Block  RAM  (Block  RAM)\n4.2.4  Clock  resources\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nIn  addition  to  the  functions  that  can  be  realized,  MMCM  additionally  provides  the  following  functions:\nÿ  CLKOUT0  and  CLKFBOUT  support  fractional  frequency  division  with  an  accuracy  of  0.125  to  achieve  more  powerful  frequency  synthesis  capabilities;ÿ  There  are  6  more  output  clocks  than  PLL,  including  clock  output  CLKOUT6,  reverse  clock  output  CLKOUT[0:3]B\nÿ  Support  fine  phase  shift,  phase  shift  accuracy  depends  on  VCO  frequency,  and  can  realize  infinite  dynamic  phase  shift;Figure  4-2  Overall  block  diagram  of  CMT\nÿ  There  is  a  dedicated  clock  path  HPC  so  that  CLKOUT[0:3]  is  directly  connected  to  the  regional  clock  resource;and  CLKFBOUTB;\nÿ  Increase  the  spread  spectrum  function;\nÿ  CLKOUT4  is  internally  cascaded.The  primitives  and  structure  diagram  of  PLL  and  MMCM  are  shown  in  Figure  4-3.  The  PLL  function  is  a  subset  of  the  MMCM  function,  except  for  the  above  CMT\nÿ  Compatible  with  the  output  function  of  DCM  in  the  previous  generation  of  products,  and  can  configure  9  corresponding  independent  clock  outputs  from  MMCM;\n14BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nResources  User  Guide.\nComplete  the  addition  and  subtraction  operations  in  advance  before  multiplying  the  numbers  to  reduce  the  number  of  DSP  slices  used  in  the  application  of  FIR  filtering  algorithms;Edit  operation.\nThe  DSP  Slice  module  mainly  includes  25×18-bit  complement  multiplier,  48-bit  adder/subtractor,  mode  detection  module,  25Figure  4-3  PLL/MMCM  primitives  and  structure  block  diagram\nAmong  them,  the  25×18-bit  complement  multiplier  and  48-bit  adder  are  the  core  modules,  which  can  realize  multiply-accumulate  operations;  the  48-bit  adder  can  alsoDSP  Slice  supports  25×18-bit  complement  multiplication,  48-bit  addition,  multiplication- accumulation,  multiplication- accumulation,  bitwise  logic  operation,  automatic\nModules  such  as  bit  pre-adder,  four  sets  of  operands  such  as  A,  B,  C,  and  D,  and  multiple  sets  of  operation  codes  such  as  OPMODE,  ALUMODE,  and  INMODE.  That\nTo  achieve  subtraction,  accumulation,  bitwise  logic  operations,  and  can  complete  single  instruction  multiple  data  operations;  25-bit  pre-adder  can  be  used  in  the  operationFor  more  clock  resource  functions,  structures,  and  application-related  information,  please  refer  to  the  manual  UG472:  7  Series  FPGAs  Clocking\nReset  and  other  functions.  The  module  has  a  variety  of  cascaded  signals,  and  through  cascading,  more  complex  arithmetic  logic  can  be  realized  in  a  smaller  area.\n154.2.5  Digital  Signal  Processing  Module  (DSP  Slice)\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nÿ  Works  with  RocketIO  transceivers  to  provide  full  endpoint  or  root  port  functionalityGuide.\nThe  BC7K  series  high-performance  industrial-grade  FPGA  includes  a  PCI  Express  integrated  module,  which  can  be  used  as  an  end  point  or  a  root  end\nport,  in  line  with  PCI  Express  Basic  Specification  2.1.  Root  ports  can  be  used  to  build  a  basic  root  complex,  allowing  self-BC7K  series  high-performance  industrial-grade  FPGA  supports  boundary  scan  instructions,  and  related  data  registers  and  instructions  support  access\nDefines  the  FPGA-to-FPGA  PCI  Express  protocol  connection.A  standard  method  of  interrogating  and  configuring  devices,  compliant  with  IEEE  1149.1  and  1532  standards.\nThe  PCI  Express  integrated  module  integrates  the  physical  layer  (PHY),  data  link  layer  (DLL)  in  the  PCI  Express  protocol\nand  transport  layer  (TL),  and  also  realize  the  function  configuration  register  of  PCI  Express  device,  its  interface  block  diagram  is  shown  in  Figure  4-5The  type  detection  module  supports  overflow  and  underflow  detection  and  other  functions.  Different  functions  of  DSP  slice  are  controlled  by  different  operation  codes,  and  adopt\nThe  BC7K  series  of  high-performance  industrial-grade  FPGAs  includes  integrated  PCI  Express  blocks.  These  modules  have  the  following  characteristics:Multiple  DSP  Slices  are  cascaded  to  realize  complex  computing  functions.\nÿ  Can  implement  PCI  Express  Base  Specification  2.1-compliant  endpoint  or  root  portFigure  4-4  DSP  Slice  basic  function  diagram\nÿ  Support  2.5Gbps  and  5Gbps  link  speedFor  more  information  about  design  functions,  structures  and  applications,  please  refer  to  the  manual  UG479:  7  Series  DSP48E1  Slice  User\n164.2.6  Boundary  scan\nBC  7  K  series  high-performance  industrial-grade  FPGA4.2.7  PCI  Express  Integrated  ModuleMachine Translated by Google\ntransaction  layer\nconfiguration(AXI4-Stream)\n(CFG)(PCI_EXP)\nOptionalDebug(PL)PCI  Express\n(DRP) systemphysical  layer\nOptionalDebug\n(SYS)\nBlock  for  PCI  Express  v3.3.\nÿ\nÿ  CPRI,  OBSAIThe  GTX  transceivers  are  low-power  and  high-efficiency  quad-channel  high-speed  serial  transceivers  capable  of\nÿ  OC-48/192Gbps  line  rate  operation.\nÿ  OTU-1,  OTU-2The  four-channel  high-speed  serial  transceiver  GTX  supports  a  variety  of  high-speed  serial  communication  protocols,  including:\nÿ  Serial  RapidIO  (SRIO)ÿ  PCI  Express  Revision  1.1/2.0shown.\nÿ  10GBASE-RFigure  4-5  PCI  Express  integrated  module\nÿ  InterlakenFor  more  information  about  design  functions,  structures  and  applications,  please  refer  to  the  manual  PG054:  7  Series  FPGAs  Integrated\n10Gb  XAUI,  RXAUIClock  and  ResetPCI  Express  Integrated  Module\ntransceiver\nPCI  Express  \nIntegrated  Module7  series  FPGAs\nBC  7  K  series  high-performance  industrial-grade  FPGA4.2.8  High-Speed  Serial  Transceiver  (GTX)PCI  Express  \nlogicTX\nuser  logicuser  logicRX  \nblock  memory block  storage\nPhysical  \nLayer  Control  and  Status\nmain  interfaceuser  \nlogic\n17Machine Translated by Google\nA\nA\nCPLLIBUFDS/\nTXOBUFDS\nRXCPLL\nCPLLTX\nQPLL1\nTXRX\nREFCLK  \nclock  sharing  network\nRXCPLL\nIBUFDS/OBUFDSTX\nRX\nQPLL0\nBC  7  K  series  high-performance  industrial-grade  FPGAÿ  The  overall  structure  of  the  sending  data  path\n18The  part  includes  the  sending  data  path  and  the  receiving  data  path.  The  sending  data  path  performs  channel  coding  on  the  input  parallel  data.channel  and  LC  VCO-type  phase-locked  loop  (QPLL),  each  high-speed  serial  transceiver  channel  contains  a  transmit  (TX)  data  path  and  a  receive  (RX)\nAmong  them,  the  shared  part  includes  LC  oscillator  type  phase-locked  loop,  bandgap  reference  source  and  terminal  impedance  calibration  module.  data  pathThe  overall  structure  of  GTX  low-power  four-channel  high-speed  serial  transceiver  is  shown  in  Figure  4-6,  including  four  high-speed  serial  transceiver  channels\nThe  overall  structure  of  GTX  consists  of  two  parts:  shared  part  and  data  path.ÿ  SDI\nencoder,  TX  Gearbox,  phase  adjustment  buffer,  polarity  control  module,  TX  clock  frequency  division  management  module,  TX  PMA  layer  parameterFigure  4-6  GTX  overall  architectureÿ  SATA,  SAS\nThe  structure  of  the  transmission  data  path  is  shown  in  Figure  4-7,  which  consists  of  the  PMA  layer  and  the  PCS  layer,  including  the  TX  interface,  8B/10B  codeAfter  operations  such  as  clock  calibration  and  channel  alignment,  it  is  transmitted  to  the  internal  logic  of  FPGA  in  the  form  of  parallel  data.Serial  signals  are  converted  into  parallel  data  after  signal  equalization  processing,  clock  extraction,  and  data  recovery,  and  then  channel  decoding,  timingManagement;  LC  VCO  type  phase  locked  loop  provides  high  frequency  low  jitter  reference  clock  for  4  channels.\nAfter  serial  conversion  and  pre-emphasis  processing,  it  outputs  high-speed  differential  serial  signals;  the  receiving  data  path  receives  high-speed  differential  signals  from  the  transmission  channelThe  data  path  realizes  data  transmission  and  reception  together,  and  a  channel  phase-locked  loop  (CPLL)  is  embedded  in  the  channel  to  realize  the  internal  clock  of  a  single  channelMachine Translated by Google\nPRBS  code  \ngeneration  moduleModule  TX  PIPE  Control  \nModule\n19Phase  adjustment  \nbuffer  moduleTX\nTX\nFrom  R  X  parallel  data  (remote  \nPCS  loopback)OOB  sequence  \ngeneration  modulePolarity  Control  \nModulePCIE  Beacon  \nGeneration  Module\nParallel  data  sent  to  R  X  (near-end  \nPCS  loopbackDerived  from  channel  clock8B/1  0B  \nencoding  module\nPhase  \ninterpolation  moduleTX  clock  \ndivider  \nmodulepre-\nemphasis  module\nFrom  R  X  parallel  data  (remote  \nPMA  loopback)parallel-\nto-  \nserial  moduleGearbox\nPhase  Interpolation  \nControl  ModulePattern  \nDriver  Generation  \nModule  Module\ninterface\nTX  PMA  layerTXTX\nTX  PCS  layer\nBC  7  K  series  high-performance  industrial-grade  FPGAAccording  to  the  physical  layer  specifications  of  the  PCI  Express  protocol,  the  high-speed  serial  transceiver  supports  its  receiver  detection  and  power  management\nIn  order  to  meet  other  coding  requirements  of  some  high-speed  serial  communication  protocols,  the  TX  Gearbox  module  of  the  high-speed  serial  transceiver  addsprocessing  function,  and  add  a  beacon  signal  generation  circuit  on  the  transmission  data  path;  at  the  same  time,  according  to  the  requirements  of  the  SATA  protocol,  the  transmission  data\nTwo  mechanisms  of  64B/66B  encoding  and  64B/67B  encoding  are  introduced.  At  the  same  time,  the  TX  Gearbox  module  supports  the  3Add  the  OOB  sequence  generation  module  to  the  data  path,  and  support  the  auto-negotiation  mechanism.\nKind  of  bit  width  mode.TX  Interface  is  the  interface  between  the  external  logic  and  the  high-speed  serial  transceiver,  the  data  to  be  transmitted  will  pass  through  the  port\nBoth  the  TX  buffer  and  the  TX  phase  delay  calibration  block  on  the  transmit  data  path  can  be  used  to  eliminate  the  clock  TXUSRCLK  andTXDATA  is  sampled  and  written  by  the  rising  edge  of  the  reference  clock  TXUSRCLK2.  The  parallel  data  bit  width  of  TX  Interface  has  3  modes:\nPhase  difference  of  XCLK.  Among  them,  the  method  of  using  TX  buffer  to  eliminate  phase  difference  has  the  characteristics  of  high  robustness  and  easy  implementation,  but2byte,  4byte  and  8byte,  can  realize  6  different  bit  widths  of  16bit/32bit/64bit  and  20bit/40bit/80bit.\nIt  is  not  suitable  for  the  case  where  the  transmission  delay  is  small;  and  the  method  of  using  the  phase  delay  calibration  module  to  eliminate  the  phase  difference  has  a  transmission  delayClock  calibration  module,  parallel-to-serial  module,  TX  pre-emphasis  module,  SATA  OOB  sequence  generation  module,  PCIE  beacon  signal  generation  module\nBecause  many  high-speed  serial  communication  protocols  require  8B/10B  coding  mechanism  for  channel  coding,  high-speed  serialmodule,  TX  driver  and  pattern  generation  module,  and  the  phase-locked  loop  of  the  shared  resource  module  provides  a  reference  for  the  parallel-to-serial  module\nThe  transceiver  embeds  an  8B/10B  encoder  that  consumes  no  additional  resources  and  allows  it  to  be  bypassed  to  compress  the  transmit  data  pathclock  signal.  The  parallel  data  enters  the  high-speed  serial  transceiver  from  the  TX  interface,  and  undergoes  channel  coding,  phase  alignment,  polarity  control,\nFigure  4-7  Schematic  diagram  of  the  structure  of  the  transmission  data  path  of  the  high-speed  serial  transceiver\nTransmission  delay.Parallel-to-serial  conversion  and  pre-emphasis  processing,  and  finally  output  to  the  channel  in  the  form  of  high-speed  serial  differential  signals  by  the  TX  driver.Machine Translated by Google\nThe  OOB  sequence  required  by  the  protocol  and  the  beaconing  signal  of  the  PCI  Express  protocol.The  TX  clock  frequency  division  management  module  can  provide  appropriate  serial  reference  clock  signals  and  parallel  clock  signals  for  each  module  on  the  transmit  data  path.\nIn  addition,  the  pattern  generation  module  can  generate  multiple  types  of  patterns,  which  can  generate  signals  for  testing  the  signal  integrity  of  high-speed  serial  links.\nmodule,  clock  data  recovery  circuit,  serial-to-parallel  module,  RX  clock  frequency  division  management  module,  RX  margin  analysis  module,  polarity  inversion\nTransition  Module,  Comma  Detection  and  Alignment  Module,  8B/10B  Decoder,  RX  Elastic  Buffer,  Clock  Alignment  Module,  Lane  BondingThe  reference  clock  signal,  and  the  frequency  division  ratio  allows  dynamic  adjustment.\nPRBS  sequence,  can  generate  four  patterns  of  PRBS-7/PRBS-15/PRBS-23/PRBS-31,  can  generate\nmodule,  RX  Gearbox  module,  and  RX  interface  module.  The  high-speed  serial  signal  enters  the  high-speed  serial  transceiver  through  the  RX  bufferThe  reference  clock  signal  of  the  TX  PMA  layer  of  the  high-speed  serial  transceiver  is  provided  by  the  phase-locked  loop,  but  it  needs  to  be  calibrated  by  the  reference  clock  signal  of  the  TX  PMA  layer.\n2UI/16UI/20UI/32UI/40UI  square  wave  test  patterns,  which  can  generate  test  patterns  compatible  with  PCI  Express  physical  layer  specification.\nAfter  signal  equalization,  clock  data  recovery,  serial-to-parallel  conversion,  polarity  control,  comma  detection,  channel  decoding  and  phase  alignmentThe  quasi-module  precisely  adjusts  the  phase  of  its  output  clock  to  align  it  with  the  phase  of  the  PMA  layer  parallel  reference  clock  signal.\nIn  addition,  the  pattern  generation  module  can  also  generate  a  clock  test  pattern  to  cooperate  with  the  spectrum  analyzer  to  detect  the  parameters  of  the  phase-locked  loop—RJ  (random  jitter\nAfter  that,  it  is  restored  to  parallel  data,  and  finally  enters  the  external  logic  through  the  RX  interface.The  TX  driver  uses  a  high-speed  current-mode  differential  output  driver  with  adjustable  differential  output  swing  and  terminal  impedance,\nmove).  At  the  same  time,  the  pattern  generation  module  also  supports  the  error  insertion  function,  which  can  perform  link  establishment  test  and  receiver  jitter  tolerance  testThe  advantages  of  small  and  controllable  delay,  but  additional  control  logic  and  clock  constraints  are  required,  and  the  TX  buffer  needs  to  be  bypassed.  also,\nAnd  use  3-tap  pre-emphasis  equalizer  to  improve  the  signal  integrity  of  the  output  signal;  at  the  same  time,  the  differential  swing  of  the  driver  output  signal\ntry.The  TX  phase  delay  calibration  module  also  compensates  for  increased  transmission  delay  due  to  temperature  voltage  changes.\nThe  amplitude  and  pre-emphasis  amplitude  can  be  configured  to  be  compatible  with  protocol  requirements  such  as  PCI  Express  and  QPI  bus.The  polarity  control  function  of  the  sending  end  can  provide  control  of  the  polarity  of  the  differential  output  signal  to  meet  the  polarity  of  the  differential  pair  during  PCB  design\nThe  high-speed  serial  transceiver  supports  the  detection  mechanism  of  the  receiving  end  of  the  PCI  Express  protocol,  and  can  generate  data  that  meets  the  SATA  protocol  and  SAS\nThe  structure  of  the  receiving  data  path  is  shown  in  Figure  4-8,  including  RX  buffer,  RX  equalization  module,  OOB  sequence  detection  and  decodingRequire.\n20ÿ  The  overall  structure  of  the  receiving  data  path\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nRX  PMA  layerinterface\nRX  PCS  layerRX\nMeet  the  system  application  requirements  based  on  different  high-speed  serial  communication  protocols.\nTrack  channel  changes  to  adjust  equalizer  parameters.  In  order  to  ensure  that  the  equalizer  accurately  adapts  to  the  characteristics  of  the  transmission  channel,  it  is  necessary  to  receiveThe  receiving  end  of  the  high-speed  serial  transceiver  supports  the  OOB  sequence  and  PCI  Express  required  by  the  SATA  protocol  and  the  SAS  protocol\nBefore  the  data,  the  equalizer  parameters  are  calibrated  by  means  of  transceiver  random  number  training.Detection  of  beaconing  signals  of  the  protocol,  including  analog  circuits  for  detecting  OOB  signals  and  decoding  OOB  sequences\nIn  practical  applications,  different  working  modes  of  the  equalizer  correspond  to  different  application  situations.  LPM  mode  is  suitable  for  channel  loss  belowstate  machine.\n12dB  for  short-distance  transmission  applications;  while  DFE  mode  is  suitable  for  medium  and  long-distance  transmission  applications  with  channel  loss  higher  than  8dB,The  transmission  channel  of  the  high-speed  link  has  a  transmission  bandwidth  limitation,  and  may  cause  attenuation  and  distortion  of  the  transmission  signal.  For  this  reason,  high-speed\nAnd  its  advantage  is  that  when  optimizing  the  received  signal,  it  will  not  amplify  the  noise  and  interference  contained  in  the  signal,  and  it  can  also  calibrate  theThe  equalizer  for  the  serial  transceiver  uses  two  adaptive  filters  to  improve  the  quality  of  the  received  transmitted  signal  and\nSignal  reflections  due  to  mismatch.  When  signal  interference  or  reflection  has  a  great  influence  on  the  transmitted  signal,  the  equalizer  at  the  receiving  end  is  recommended  to  useCan  demand  to  choose.  The  equalizer  has  two  working  modes:  LPM  mode  and  DFE  mode,  among  which,  LPM  mode  is  a  low-power  mode\nDFE  mode.Figure  4-8  Schematic  diagram  of  the  structure  of  the  high-speed  serial  transceiver  receiving  data  path\nmode,  which  consists  only  of  an  adaptive  continuous-time  linear  equalizer  (CTLE),  and  DFE  mode  is  a  high-performance  mode,  which  is  a  continuous-time\nIn  addition,  the  data  monitoring  module  of  the  high-speed  serial  transceiver  can  also  monitor  the  equalizer  status  and  display  the  gain  of  CTLE  and  DFEThe  RX  buffer  is  a  high-speed  current-mode  differential  buffer  with  adjustable  terminal  voltage  at  the  receiving  end  and  calibrated  terminal  impedance.\nThe  combination  of  inter-linear  equalizer  (CTLE)  and  decision  feedback  equalizer  (DFE),  and  the  adaptive  ability  of  both  can  realize  real-time\nSpecific  parameter  information  such  as  the  order  of\ntwenty  onecontrol  module\nClock  \nData  \nRecovery  ModuleRXRX\nGearbox  \nmodule\nBC  7  K  series  high-performance  industrial-grade  FPGAParallel  data  sent  to  \nTX  ( remote  PCS  \nloopback)\n8B/1\nelastic  \nbuffer  \nmoduleParallel  data  sent  to  \nTX  ( far  end  PMA  \nloopback)\nPolarity  Control  \nModule\nPRBS  \ndetection  \nmodulePCS  Loopback\nRX\nOOB  sequence  \ndetection  \ndecoding  modulederived  from  TX  parallel  \ndata  (near-end\nComma  detection  \nand  character  \nalignment  moduleRX  status  \ncontrol  module\nDFE  \nmoduleRX  clock  \ndivider  module\nRX  \nequalizationRX  PIPE\n0B  \ndecoding  \nmoduleSerial-to  \n-parallel  moduleDerived  from  channel  clockMachine Translated by Google\nThe  phase  difference  of  RXUSRCLK  also  has  the  advantages  of  high  robustness,  easy  implementation,  and  fast  response,  but  it  will  increase  the  data  transmission  delay.When  the  sampling  clock  phase  is  at  the  center  of  the  data  eye  diagram,  the  sampling  clock  phase  will  be  fixed.  At  the  same  time,  the  operation  of  the  clock  data  recovery  circuit\nThe  sampler  realizes  the  eye  pattern  scanning  of  the  received  signal,  and  forms  a  simple  schematic  diagram  of  the  bit  error  rate.  During  the  eye  scan,  neither\nThe  length  of  the  delay  is  related  to  the  settings  of  functions  such  as  clock  calibration  and  channel  bonding.  Elastic  buffers  are  also  effective  for  clock  alignment  and  channel  bondingThe  receive  side  elastic  buffer  can  be  used  to  eliminate  the  PMA  layer  parallel  reference  clock  XCLK  and  the  PCS  layer  parallel  reference  clockThe  data  stream  is  referenced  to  the  phase  of  the  clock  signal  and  the  sampling  clock  phase  is  adjusted  by  a  phase  interpolator.  When  the  edge  and  data  sampler\'s\nBit  rate  increase  and  signal  distortion.  The  RX  margin  analysis  module  is  based  on  CDR\'s  horizontal  sampling  point  displacement  function  and  programmable  samplingThe  eye  diagram  of  the  number  makes  it  difficult  to  manually  adjust  the  equalizer  parameters,  and  there  may  be  insufficient  equalization  or  excessive  equalization,  resulting  in  erroneousThe  structure  belongs  to  the  phase  selection/phase  interpolation  type  CDR.  The  state  machine  of  the  CDR  uses  the  sampling  results  of  the  edge  and  data  sampler  to  judge  the  input\nSimilar  to  the  8B/10B  decoder,  the  8B/10B  decoder  is  also  allowed  to  be  bypassed.Status  information,  supports  2-byte,  4-byte  and  8-byte  3  parallel  data  bit  width  modes.  8B/10B  encoding  with  the  senderThe  clock  data  recovery  circuit  (CDR)  can  accurately  recover  its  reference  clock  and  data  from  the  received  input  code  stream,  and  its  structure\nIn  this  method,  the  signal  eye  diagram  can  only  be  tested  at  the  differential  pins  at  the  receiving  end  of  the  high-speed  link,  but  the  signal  optimized  by  the  equalizer  cannot  be  seen.\nOn  the  receive  data  path,  there  is  always  a  connection  between  the  parallel  reference  clock  XCLK  of  the  PMA  layer  and  the  parallel  reference  clock  RXUSRCLK  of  the  PCS  layer.As  the  line  rate  and  channel  loss  increase,  the  receiver  equalizer  can  be  used  to  compensate  for  the  effect  of  channel  loss.  but  in  practice\nDefines  the  decoded  character  boundaries.  While  the  embedded  8B/10B  decoder  decodes  correctly  and  generates  K  code,  data  polarity  and  other  decoders\nThere  will  eventually  be  a  certain  frequency  difference,  which  may  cause  overflow  or  underflow  of  the  elastic  buffer.  To  solve  this  problem,Control  logic  and  clock  constraints,  and  elastic  buffers  must  be  bypassed,  making  clock  alignment  and  channel  bonding  impossible.Clock  signal  and  parallel  reference  clock  signal,  and  the  frequency  division  ratio  allows  dynamic  adjustment.\nThe  comma  detection  and  character  alignment  module  at  the  receiving  end  searches  the  comma  in  the  input  code  stream  for  the  8B/10B  decoder,  and  then  confirmsRequire.Correspondingly,  the  RX  clock  frequency  division  management  module  can  provide  a  suitable  serial  reference  for  each  module  on  the  transmit  and  receive  data  path\nThe  phase  difference  between  XCLK  and  PCS  layer  parallel  reference  clock  RXUSRCLK  will  less  increase  data  transmission  delay,  but  additionalconditions  for  the  function  to  be  realized.  Correspondingly,  the  phase  delay  calibration  module  at  the  receiving  end  can  also  be  used  to  eliminate  the  PMA  layer  parallel  reference  clockrelated.\nThe  polarity  control  function  of  the  receiving  end  can  provide  control  of  the  polarity  of  the  differential  output  signal  to  meet  the  polarity  of  the  differential  pair  during  PCB  designThe  high-speed  serial  transceiver  is  required  to  send  and  receive  special  test  patterns,  and  does  not  require  changing  the  parameters  of  other  modules  in  the  receive  data  path.State  versus  frequency  deviation  of  transceiver  data  rate,  receiver  equalizer  operating  mode,  and  input  stream  reference  clock  frequency\ntwenty  twoBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHigh-precision  analog  interface  to  expand  the  application  of  FPGA.  BC7K  series  of  high-performance  industrial-grade  FPGAs  are  all  embedded  with  an  XADC  module.For  some  high-speed  serial  transceivers,  compatible  protocols  are  required,  such  as  XAUI,  PCI  Express,  etc.,  requiring  multiple  serial  transceivers\nWhen  it  reaches  the  character  boundary,  the  parallel  data  at  the  receiving  end  can  be  output  stably.\nThe  department  includes  a  dual  12-bit  1MSPS  ADC  and  on-chip  sensors.  Users  can  combine  XADC  with  programmable  logic,  on  FPGAFPGAs  are  important  building  blocks  for  high-availability/reliability  infrastructures,  so  it  is  necessary  to  provide  FPGAs  with  a  commonThe  buffer  is  overfull  and  underempty,  keeping  it  half  full.\nAlign  the  character  boundary,  the  alignment  function  is  completed  by  the  external  detection  control  logic,  after  several  clock  cycles  of  the  alignment  operation,  the  data  pairSupport  3  bit  width  modes  of  RX  Interface.  64B/66B  decoding  and  64B/67B  decoding  do  not  need  to  be  in  the  receive  data  pathRemove  or  add  clock  alignment  sequences  to  the  input  stream  based  on  the  elastic  buffer  state  to  avoid  elastic\nTransceivers  User  Guide.The  high-speed  serial  transceiver  transmitter  will  add  a  certain  number  of  clock  calibration  sequences  to  the  data  when  sending  data,  while  the  receiver  will\nCorresponding  to  the  TX  Gearbox  module,  the  RX  Gearbox  module  supports  64B/66B  decoding  and  64B/67B  decoding  functions,  also\nsensor  and  three  power  sensors,  these  on-chip  sensors  can  be  digitized  by  XADC  to  obtain  information  about  FPGA  internalThe  transmission  delay  of  the  buffer  is  long  or  short,  so  that  the  receiving  end  of  each  link  can  receive  the  transmitted  data  synchronously.\nFor  more  information  about  GTX  functions,  structures  and  applications,  please  refer  to  the  manual  UG476:  7  Series  FPGAs  GTX/GTH\nInformation  about  the  physical  environment.  In  addition,  XADC  can  be  used  to  digitize  several  external  analog  input  channels,  whichThe  XADC  module  is  built  around  a  dual  12-bit  1MSPS  ADC  (analog-to-digital  converter).  A  temperature  sensor  is  embedded  in  the  XADCBinding  sequence,  the  receiving  end  can  judge  the  delay  difference  between  channels  by  detecting  the  received  channel  binding  sequence,  and  then  adjust  the  spring\nWhen  the  high-speed  serial  transceiver  transmits  at  the  highest  data  transmission  rate,  the  parallel  data  bit  width  can  only  be  8byte  mode.2byte,  4byte  and  8byte,  can  realize  6  different  bit  widths  of  16bit/32bit/64bit  and  20bit/40bit/80bit.The  difference  in  transmission  delay  with  each  link  in  the  bundle.  Each  link  that  sends  and  receives  data  in  parallel  adds  channels  to  the  data  when  sending  data\ncount  becomes  possible.Customize  the  analog  interface  for  a  variety  of  analog  applications.  It  can  be  said  that  the  addition  of  the  XADC  module  makes  FPGA-based  mixed-signal  function  designThe  input  delay  causes  the  data  to  be  sent  out  synchronously  at  the  sending  end,  but  cannot  be  received  synchronously  at  the  receiving  end.  Channel  bonding  feature  eliminates  parameter\nRXDATA  is  sampled  and  written  by  the  rising  edge  of  the  reference  clock  RXUSRCLK2.  The  parallel  data  bit  width  of  the  RX  Interface  has  3  modes:RX  Interface  is  the  interface  between  the  external  logic  and  the  high-speed  serial  transceiver,  the  data  to  be  transmitted  will  pass  through  the  portTransmitters  send  and  receive  data  in  parallel  to  achieve  higher  data  throughput.  In  this  way,  there  are  different  data  transfers  between  different  transceiver  links.\ntwenty  three4.2.9  XADC  Module\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nVCCAUX\nVCCBRAMTemperature  Sensorvoltage  \nsensor\nHereinafter  referred  to  as  DRP)  can  access  the  data  register  and  status  register.  When  XADC  finishes  converting,  EOC(End  ofGain  access  to  its  basic  functionality.\nConversion)  or  EOS  (End  of  Sequence)  will  be  asserted  as  high,  and  the  detection  data  is  valid  at  this  time.Figure  4-9  shows  the  block  diagram  of  the  XADC  module.  The  control  register  controls  the  detection  function  of  the  XADC  module.  The  XADC  module  enables\nIn  addition  to  sensing  die  temperature  in  user-specified  applications,  the  XADC  can  operate  when  the  die  temperature  of  the  FPGA  exceeds  125The  functions  include:  1)  Automatic  detection  of  user-specified  parameters;  2)  Use  of  low-pass  filtering  algorithm  to  process  certain  high-noise  signals\nA  special  alarm  called  OT  (Over  Temperature)  is  triggered  when  the  temperature  of  the  FPGA  drops  below  a  user-specifiedpreprocessing  for  more  reliable  measurements;  3)  allows  users  to  define  alarm  thresholds  for  on-chip  sensors  (alarm\nwas  lifted  after  the  limit.  If  the  power  down  feature  of  the  FPGA  is  activated,  when  the  FPGA  encounters  an  OT  alarm  signal,  it  will  enter  the  powerthreshold),  when  the  on-chip  sensor  detects  that  the  device  parameters  are  outside  the  normal  operating  range  specified  by  the  user,  the  alarm  output  voltageThe  channel  can  be  a  high-speed  analog  channel  dedicated  to  XADC,  or  some  general-purpose  IO  can  be  used  as  an  analog  channel.  XADC  module  support\nroad  will  be  activated.\nFigure  4-9  XADC  module  structure  block  diagramSupports  unipolar,  bipolar  and  true  differential  input  methods.  Full  access  to  on-chip  sensors  and  external  channels  via  JTAG,  enabling\nThe  status  register  stores  the  digitized  results  of  XADC  for  each  channel,  and  records  the  internalto  use  the  existing  JTAG  infrastructure  on  the  PC  board  for  simulation  testing  and  advanced  diagnostics  during  development  or  after  deployment  in  the  field.  XADC\nThe  maximum  and  minimum  measured  values  of  the  sensor.  Through  the  dynamic  reconfiguration  port  (Dynamic  Reconfiguration  Port,Fully  operational  after  FPGA  power-up  and  prior  to  configuration,  the  XADC  module  does  not  need  to  be  explicitly  instantiated  in  the  design  to  pass  the  JTAG\nBC  7  K  series  high-performance  industrial-grade  FPGAon-chip  reference\nVAUXP[13]\nVAUXP[15]12-bit\n1  MSPS\nJTAGDie  temperature\nADC  B\ntwenty  fourADC  A\n64x16  bit  \nread  only\nVAUXN[15]1  MSPSVREFN_0\n64x16  bit  \nread/writestatus  \nregisterVREFP_0\n12-bit\nVAUXN[14]control  register\nVAUXP[14]\nFPGA  interconnectionVAUXN[0]\nVAUXN[13]\nDRP  portVAUXP[0]VN_0VP_0MUXVCCINT\n...MUXMachine Translated by Google\n\x7f  BPI  (Byte  Width  Peripheral  Interface  Standard  x8  or  x16  NOR  Flash)  modeFor  more  information  about  design  functions,  structures  and  applications,  please  refer  to  the  manual  UG480:  7  Series  FPGAs  and  Zynq-7000\nAmong  them,  the  CFGBVS  signal  is  the  configuration  BANK  voltage  selection  signal,  which  is  used  to  determine  the  configuration  I/O  voltage  working  range.  if\x7f  SPI  (Serial  Peripheral  Interface  Flash)  mode\nconfiguration  modeAll  the  features  of  the  XADC  module  can  be  customized  by  operating  and  modifying  the  control  register  when  the  FPGA  is  working  normally,  or\n\x7f  Master  SelectMAP  (Master  SelectMAP)  mode\n\x7f  256-bit  AES  configuration  data  encryption  based  on  HMAC/SHA-256  authentication  algorithm\nTable  4-2  BC7K  configuration  mode\x7f  Master  Serial  mode\n\x7f  Built-in  SEU  (single  event  upset)  error  correction\x7f  Slave  Serial  mode\nThe  BC7K  series  has  six  configuration  interfaces,  and  each  interface  corresponds  to  one  or  more  configuration  modes  of  bit  width.\x7f  Partial  dynamic  reconfiguration\x7f  Serial  and  parallel  daisy-chain  modes  (for  multiple  FPGA  device  configurations)\nThe  voltage  is  less  than  or  equal  to  1.8V.  For  more  configuration-related  design  functions,  structures  and  application-related  information,  please  refer  to  the  manual  UG470:  7Or  initialized  when  instantiating  the  XADC  module  during  the  design  phase.\n\x7f  Parallel  configuration  bus  width  auto  detection\x7f  Boundary-scan  (JTAG)  mode  (IEEE-1532  and  IEEE-1149.1)\n\x7f  Built-in  MultiBoot  reconfiguration  and  code  stream  security  update  capability\nM[2:0]  bus  width CCLK  clock  directionIn  down  mode,  when  the  OT  alarm  signal  is  removed,  it  will  be  powered  on  again  and  resume  working.\n\x7f  From  SelectMAP  (Slave  SelectMAP)  modeThe  configuration  method  of  BC7K  series  high-performance  industrial-grade  FPGA  is  to  load  the  bit  stream  into  the  internal  configuration  memory  in  one  of  the  following  modes:\nIn  addition,  the  BC7K  series  high-performance  industrial-grade  FPGA  also  supports  the  following  advanced  configuration  functions:\nSeries  FPGAs  Configuration.All  Programmable  SoC  XADC  Dual  12-Bit  1  MSPS  Analog-to-Digital  Converter  User  Guide.\nConnecting  high  level  means  configuring  BANK  I/O  voltage  to  2.5  or  3.3V;  connecting  low  level  means  configuring  BANK  I/O\n254.3  configuration\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n111 serial  slave  modeBPI-Down  Master  Mode\n1110 input SelectMAP  slave  mode\n\x7f  Main  serial  configuration\n\x7f  Serial  daisy  chain\n\x7f  Ganged  serial  configurationSPI  master  mode\n100\n1output010\n8,16001\noutput8,16\n\x7f  In  master  serial  mode,  CCLK  is  an  output\n\x7f  In  slave-serial  mode,  CCLK  is  an  input\nType  specific/multiplexed pin  name\nM[2:0]  =  000:  master  serial  mode;  \nM[2:0]  =  111:  slave  serial  mode.dedicatedJTAG  modeoutput1\nFigure  4-10  Serial  configuration  interface  of  BC7K\nenter\nDedicated  configuration  clock  source  for  CCLK  input  and  output  (except  JTAG)\x7f  Slave  string  configuration\nM[2:0]BPI-Up  Master  Mode\n8,16,321018,16\nInput(TCK)\ninput\nFigure  4-10  shows  the  serial  configuration  interface,  and  there  are  four  application  modes  corresponding  to  this  interface:\nFunctional  \nDescription  Pins  used  to  set  configuration  mode.serial  master  mode\n011000\n1\noutput\nIn  serial  configuration  mode,  FPGA  loads  a  bit  of  configuration  data  every  CCLK  cycle:\nTable  4-3  BC7K  FPGA  serial  configuration  mode  pinsSelectMAP  main  modeoutput\n26BC  7  K  series  high-performance  industrial-grade  FPGA4.3.1  Serial  configuration  interfaceMachine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGAÿ  Slave-to-serial  modeNote:  CCLK  is  a  key  signal,  and  its  signal  integrity  must  be  guaranteed  \nduring  design.  \nMultiplexed  configuration  data  input,  sampled  on  the  rising  edge  of  CCLK.  \nIndicates  whether  the  \nconfiguration  is  completed:  0:  \nFPGA  configuration  is  not  \ncompleted  1:  FPGA  configuration  is  completed  Note:  DONE  signal  has  \nan  internal  pull-up  resistor  of  about  10kÿ.\n27As  shown  in  Figure  4-11,  the  configuration  code  stream  of  the  slave  serial  mode  is  loaded  from  the  programmable  PROM.  Typical  application  field  of  slave  string  modeDIN\noutput\nScenarios  include  serial  daisy-chain  configuration  or  using  an  external  MCU  or  CPLD  to  configure  a  single  FPGA  device.enter\nenterINIT_BFPGA  initialization  indication  signal  or  configuration  signal  error  \nindication  signal,  active  low.  After  the  FPGA  initialization  is  \ncomplete,  INIT_B  is  released  to  a  high-impedance  state  and  set  to  a  \nhigh  level  by  an  \nexternal  pull-up  resistor.  Note:  Connect  INIT_B  to  VCCO_0  through  \na  pull-up  resistor  no  larger  than  4.7kÿ .  \nDedicated  active-low  full-chip  asynchronous  reset\nPUDC_B reusededicatedinput  or  output,  \nopen  drain\nenterDONE\nDOUT reusededicated\nIf  the  FPGA  device  is  in  a  serial  configuration  daisy  chain,  DOUT  needs  to  \nbe  connected  to  the  DIN  terminal  of  the  next  device,  otherwise  it  is  in  a  \nhigh-impedance  state.  SelectIO  internal  pull-up  resistor  enable  signal  during  \nconfiguration,  active  low.  It  can  be  connected  to  VCCO_14  or  grounded  \ndirectly  or  through  a  resistor  less  than  \n1kÿ .  Note:  This  port  is  strictly  prohibited  before  and  during  the  configuration  \nprocess!active\nPROGRAM_Bbidirectional,  open  drain  orMachine Translated by Google\nThe  hardware  design  of  master-serial  mode  is  similar  to  that  of  slave-serial  configuration,  but  it  should  be  noted  that  CCLK  is  provided  by  the  internal  clock  source  of  FPGA.  At  this  time,  CCLK\nThe  pin  receives  the  configuration  data,  and  passes  the  configuration  data  to  the  next  stage  through  the  DOUT  pin,  and  the  device  close  to  the  source  of  the  configuration  data  is  calledis  an  output  port.\nAs  an  upstream  device,  a  device  far  from  the  data  source  is  called  a  downstream  device.Figure  4-11  Slave  serial  configuration  mode\npieces  are  set  in  slave-string  mode.  Figure  4-12  shows  this  configuration.In  a  serial  daisy  chain,  the  configuration  clock  is  usually  provided  by  the  most  upstream  device  operating  in  master-serial  mode,  and  all  other  devicesA  daisy  chain  can  be  used  when  configuring  multiple  BC7Ks.  In  a  serial  daisy  chain,  each  device  is  connected  via  a  DIN\n28ÿ  Master  serial  configuration  mode\nÿ  Serial  daisy  chain\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nThe  first  device  will  be  configured  last.  The  CRC  check  only  covers  the  current  device  and  does  not  check  the  entire  daisy  chain\n\x7f  All  BMTI  devices  have  similar  code  stream  options,  and  the  code  stream  settings  of  all  devices  should  be  consistent  with  BC7K.Figure  4-12  Serial  daisy  chain  configuration\n\x7f  BC7K  series  devices  should  remain  the  most  upstream  in  the  daisy  chain.Supported  configuration  clock  frequency.DOUT  output.\n4,294,967,264 BQ2V,  BQR2V,  BQ5V,  BQR5VAnother  alternative  is  to  configure  the  most  upstream  device  using  SPI  mode.  In  SPI  mode,  the  data  will  still  be  sent  from\n\x7fOlder  models  may  not  be  compatible  with  the  high-frequency  configuration  clock  output  by  BC7K  series  devices,  and  all  models  must  be  selected  to  supportParts  of  the  series  are  daisy-chained.  In  the  application  need  to  pay  attention  to  the  following  points.\nDOUT  output  maximum  bit  numberBC7K  devices  are  compatible  with  previous  generation  BMTI  BQ2V,  BQR2V,  BQ5V,  BQR5V  families  as  well  as  Xilinx  Virtex  and  Spartan\nDevice  familyTable  4-4  Daisy  chain  output  sizes  supported  by  different  seriesTable  4-4.Note:  DONE  terminals  of  all  devices  must  be  connected  to  avoid  configuration  failure.\n\x7f  The  size  of  the  configuration  stream  output  from  DOUT  is  limited  and  varies  from  device  to  device.  For  details,  please  seetest.\n29ÿ  Mixed  application  of  serial  daisy  chain\nÿ  Multi-device  serial  configuration\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNote:  In  this  configuration  method,  all  devices  must  have  the  same  IDCODE  (that  is,  the  same  model),  and  the  configuration  code  stream  must  also\n\x7f  Single  device  slave  modeThe  SelectMAP  configuration  interface  shown  in  Figure  4-14  provides  8bit,  16bit  and  32bit  three  bidirectional  data  transmission  busMust  be  consistent.\n\x7f  Multi-device  SelectMAP  busLines  that  can  be  multiplexed  between  configuration  and  readback  functions,  the  width  of  the  port  is  automatically  detected  by  the  FPGA.  CCLK  in  the  main  SelectMAPUsing  the  configuration  method  shown  in  Figure  4-13,  multiple  devices  can  be  configured  simultaneously  using  the  serial  interface.  in  this  form\nThe  SelectMAP  interface  has  four  configuration  methods:Figure  4-13  Grouped  serial  configuration\nas  an  output  in  SelectMAP  mode  and  as  an  input  in  Slave  SelectMAP  mode.\n\x7f  Single  device  master  modeIn  this  mode,  all  configuration  input  pins  are  tied  together.  Configuration  data  can  come  from  either  PROM  or  an  external  configuration  controller.\n304.3.2  SelectMAP  parallel  configuration  interface\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nPROGRAM_B  inputTable  4-5  BC7K  SelectMAP  configuration  interface  pins\nFPGA  initialization  indication  signal  or  configuration  signal  error  indication  \nsignal,  active  low.  After  the  FPGA  initialization  is  completed,  INIT_B  is  released  \nto  a  high-impedance  state  and  set  to  a  high  level  by  an  external  pull-\nup  resistor.  Note:  Connect  INIT_B  to  VCCO_0  through  a  pull-up  resistor  no  \nlarger  than  4.7kÿ .  Dedicated  \nactive-low  full-chip  asynchronous  reset.\nenterINIT_BTable  4-5  describes  the  SelectMAP  configuration  interface  pins.\nD[31:0]  Tri-state  bidirectional  multiplexed  configuration  and  readback  bus,  sampled  on  the  rising  edge  of  CCLK.  Indicates  whether  \nthe  configuration  is  completed:  \n0:  FPGA  configuration  is  not  \ncompleted  1:  FPGA  \nconfiguration  is  completed  Note:  DONE  signal  has  an  internal  pull-up  resistor  of  about  10kÿ.Dedicated  to  CCLK  input  and  outputFigure  4-14  BC7K  SelectMAP  configuration  port\ndedicatedinput  or  output,  \nopen  drain\x7f  Multi-device  Group  SelectMAP\ndedicated\nRDWR_Benter\nDONE\nenterM[2:0]\ndedicatedbidirectional,  \nopen  drain  or  activeM[2:0]  =  100:  Master  SelectMAP  mode;  M[2:0]  =  110:  \nSlave  SelectMAP  mode.  Configure  the  clock  source  \n(except  JTAG)  Note:  CCLK  is  a  key  \nsignal,  and  its  signal  integrity  must  be  guaranteed  during  design.\nCSI_B reuseFunctional  \nDescription  Pins  used  to  set  configuration  mode.\n1=SelectMAP  disabled  Note:  In  \nmaster  SelectMAP  mode,  CSI_B  is  connected  to  GND  through  a  pull-down  \nresistor  not  greater  than  1kÿ,  or  directly  connected  to  GND;  in  slave  SelectMAP  \nmode,  CSI_B  can  be  controlled  by  an  external  controller.  Multiplexing  modifies  \nthe  data  flow  \ndirection  of  the  SelectMAP  port.Active  low  chip  select  signal,  enable  SelectMAP  port:  \n0=SelectMAP  enabledPin  Name  Type  Dedicated/Multiplexed\n31BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nÿ  Single-device  SelectMap  configuration\nBC  7  K  series  high-performance  industrial-grade  FPGA\n32reuse\nMicroprocessor  or  CPLD  can  be  used  to  configure  a  single  BC7K  FPGA,  the  clock  can  be  provided  by  FPGA  itself  or  externally,reuseCSO_B\nAs  shown  in  Figure  4-15,  this  example  adopts  the  configuration  mode  from  SelectMAP.enter0:  Input  1:  \nOutput  \nNote:  (1)  RDWR_B  can  only  be  changed  when  CSI_B  is  high,  otherwise  \nABORT  will  be  triggered.  (2)  In  the  master  SelectMAP  mode,  RDWR_B  \nis  connected  to  GND  through  a  pull-down  resistor  not  greater  than  1kÿ,  or  \ndirectly  connected  to  GND;  in  the  slave  SelectMAP  mode,  RDWR_B  can  \nbe  controlled  by  an  external  controller.  If  the  \ndevice  is  in  a  parallel  daisy  chain  and  there  is  a  device  in  the  latter  stage,  \nit  should  be  connected  to  VCCO_14  through  a  330ÿ  pull-up  resistor ,  and  \nat  the  same  time  connected  to  the  CSI_B  port  of  the  latter  stage  device,  \notherwise  it  is  in  a  high-impedance  state.  During  configuration,  normally  \nRS0  and  RS1  are  high  impedance.  FPGA  can  drive  RS0  and  RS1  in  the  \nfollowing  2  cases.  First,  when  the  ConfigFallback  option  is  valid,  if  there  \nis  a  configuration  error,  the  FPGA  will  set  RS0  and  RS1  to  0  during  the  \nFallback  reconfiguration  process;  second,  when  the  user  invokes  the  \nMultiBoot  configuration  initialization,  the  FPGA  will  set  RS0  and  \nRS1  to  user  settings  value.  In  other  cases,  RS0  \nand  RS1  can  be  floating.  SelectIO  internal  pull-up  resistor  enable  signal  \nduring  configuration,  active  low.  It  can  be  connected  to  VCCO_14  or  \ngrounded  directly  or  through  a  resistor  less  than  1kÿ .  Note:  This  port  is  \nstrictly  prohibited  before  and  during  the  configuration  process!PUDC_BRS[1:0]\nreuseoutput\noutputMachine Translated by Google\nIt  is  usually  carried  out  by  CPLD  or  microprocessor.Figure  4-15  Configuring  a  single  device  from  SelectMAP  using  a  microprocessor  or  CPLD\nRDWR_B,  PROGRAM_B,  DONE  and  INIT_B  pins  are  shared,  but  CSI_B  needs  to  be  controlled  separately,  the  workIt  is  also  possible  to  use  Flash  PROM  to  configure  a  single  BC7K  FPGA,  at  this  time  the  FPGA  is  set  as  the  main  SelectMAP  mode.\nMultiple  devices  in  Slave  SelectMAP  configuration  mode  can  share  a  SelectMAP  bus  (Figure  4-16).  D.  CCLK,\n33ÿ  Multi-device  SelectMAP  configuration\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nFigure  4-16  Configure  multiple  devices  using  the  8-bit  wide  SlectMAP  bus\nThe  SelectMAP  of  BC7K  FPGA  also  supports  the  configuration  mode  of  parallel  daisy  chain.  Figure  4-17  is  the  application  example,  the  most  upstream\nCCLK,  RDWR_B,  PROGRAM_B,  DONE,  and  INIT_B  are  shared,  and  the  CSI_B  pins  are  daisy-chained.The  device  works  in  BPI  mode,  and  the  FPGA  working  in  SelectMAP  master  mode  or  slave  mode  can  also  be  used  as  the  most  upstream  device.  D.\nFigure  4-17  Parallel  daisy  chain\n34ÿ  Parallel  daisy  chain\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nUsing  the  SelectMAP  interface  can  also  configure  multiple  devices  at  the  same  time  with  the  same  code  stream.  In  grouped  SelectMAP\nSignal  integrity  issues.In  configuration,  the  CSI_B  pin  is  shared,  and  all  devices  can  be  set  to  slave  mode  if  there  is  an  external  clock  source,  or\nFigure  4-18  Grouped  SelectMAP  configurationIn  Figure  4-17,  Z0  is  the  transmission  line  impedance  of  CCLK  (50ÿ).\nThe  SelectMAP  port  supports  sequential  data  loading  and  non-sequential  data  loading.  The  control  signals  for  data  loading  are  CS_B,Set  one  of  the  devices  to  master  mode  to  provide  the  clock  source.\nRDWR_B,  CCLK,  and  BUSY.Note:  The  DONE  end  of  the  device  must  be  connected  to  a  pull-up  resistor,  and  the  designer  must  pay  attention  to  the  possible\n35ÿ  Grouped  SelectMaps\nBC  7  K  series  high-performance  industrial-grade  FPGAÿ  SelectMAP  data  loadingMachine Translated by Google\nThe  information  of  each  bit  of  status  word  is  described  in  Table  4-6.RDWR_B\nWhen  this  condition  is  met,  a  discontinuous  loading  mode  can  be  selected.  There  are  two  ways  to  achieve  discontinuous  data  loading,  one  isRDWR_B  is  the  read  and  write  control  signal  of  the  port,  when  it  is  low  level,  the  port  is  in  the  write  state.  When  changing  read  and  write  status,\nname\nIn  readback  process  (high  effective)\nABORT  in  progress  (active  low)\nD3-D2Data  Loading  Mode  for  SelectMAPChip  select  signal  CSI_B  is  the  enable  signal  of  SelectMAP.  BC7KFPGA  ignores  SelectMAP  when  CSI_B  is  high\nABORT  status  word\nsignificance\nD5Sampling  on  the  rising  edge  of  CCLK,  when  the  port  outputs  data,  it  will  be  updated  on  the  rising  edge  of  CCLK.  Slave  mode  can  be  stopped  by  stopping  CCLK\noutput,  the  other  D  pins  will  always  remain  high.  After  the  ABORT  sequence  ends,  the  user  can  resynchronize  the  configuration  logic\nRSVDD6All  valid  operations  on  SelectMAP  are  synchronous  operations  clocked  from  CCLK.  port  input  data  will  be  in  the\ngenerated  interrupt.  ABORT  is  generated  during  the  configuration  process,  and  the  internal  state  will  be  changed  by  D[7:4]  in  the  next  four  CCLK  cycles\nIN_ABORT_B\nreserved  bitLocationThe  chip  select  signal  CSI_B  must  be  high  level,  otherwise  the  ABORT  process  will  be  triggered.\nDALIGNConfiguration  error  (active  low)  \nSync  word  received  (active  high)In  the  process  of  configuring  ABORT,  FPGA  will  output  the  status  word  at  D[7:0],  and  the  other  pins  of  D  keep  high  level  all  the  time.For  all  operations  on  the  interface,  D[31:0]  is  set  to  a  high-impedance  state.\nWe  can  use  the  continuous  loading  mode  when  the  configuration  controller  can  provide  an  uninterrupted  configuration  stream,  and  when  it  cannot\nD1-D0 11Edit  and  restore  the  configuration.CSI_B\nto  pause  the  configuration.\nD4RIPABORT  is  during  the  readback  or  configuration  process  of  SelectMAP  because  the  CSI_B  signal  is  not  pulled  high  when  changing  the  read  and  write  statusCCLK\nD7\nFixed  to  11CFGERR_BTable  4-6  ABORT  status  wordPulling  CSI_B  high  turns  off  the  SelectMAP  port,  another  way  is  to  suspend  the  CCLK  clock.\n36ÿ  Select  MAP  ABORT\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nD01_DINType  specific/multiplexedIn  SPI  configuration  mode,  M[2:0]=001.  The  BC7K  FPGA  reads  from  an  SPI-compliant  serial  Flash  PROM\ndedicatedTable  4-7  describes  the  relevant  pins  of  the  SPI  interface.\x7f  Device  can  resynchronize  after  ABORT  completes.\nenter\nbidirectional,  open  drain  orThe  SPI  configuration  mode  interface  of  BC7K  FPGA  is  shown  in  Figure  4-19.\nFunction  \nDescription  Pins  used  to  set  the  configuration  mode,  in  SPI  mode,  \nM[2:0]  =  001.\nD00_MOSI  input  or  output  multiplexingSend  the  read  and  write  address,  and  then  transmit  the  data.  The  default  read  address  of  BC7K  FPGA  is  0.\nM[2:0]\ndedicateddedicateddata  to  configure.  SPI  is  a  four-wire  standard  interface,  and  different  SPI  Flash  may  use  different  SPI  read  commands.\nreuse\x7f  Device  can  be  reset  by  pulling  PROGRAM_B  low.\nTable  4-7  BC7K  SPI  Configuration  Interface  Pins\nDONED01_DIN  receives  data  from  the  data  source,  CCLK  rising  edge  sampling  \nconfigures  \nthe  clock  source  (except  JTAG)  Note:  \nCCLK  is  a  key  signal,  and  its  signal  integrity  must  be  guaranteed  during  \ndesign.  Output  \ncommand  to  SPI  flash  device.  Under  the  x1  bit  width,  it  is  in  a  high-\nimpedance  state  after  the  command  and  address  are  sent,  and  the  \nPUDC_B  port  determines  whether  it  is  pulled  up;  under  the  x2  and  x4  bit  \nwidth,  it  is  used  as  the  configuration  data  receiving  port  after  the  command  \nand  address  are  \nsent.  Indicates  whether  \nconfiguration  is  complete:  0:  FPGA  configuration  is  not  completeThere  are  two  ways  to  restore  configuration  or  read  back  after  triggering  ABORT:\nFigure  4-19  BC7K  SPI  configuration  interface\nactivepin  nameDuring  the  configuration  process  of  BC7K  FPGA,  FPGA  acts  as  the  master  device.  In  the  SPI  communication  protocol,  the  master  device  needs  to\nCCLK outputenter\n37BC  7  K  series  high-performance  industrial-grade  FPGA4.3.3  SPI  configuration  interfaceMachine Translated by Google\n1:  FPGA  configuration  is  \ncomplete  Note:  DONE  signal  has  an  internal  pull-up  resistor  \nof  about  10kÿ.\nBC  7  K  series  high-performance  industrial-grade  FPGA\n38input  \nOutput\nenterinput  or  output,  open  \ndrain\nEMCCLK reuseFPGA  initialization  indication  signal  or  configuration  signal  error  indication  \nsignal,  active  low.  After  the  FPGA  initialization  is  complete,  INIT_B  is  \nreleased  to  a  high-impedance  state  and  set  to  a  high  level  by  an  external  \npull-up  resistor.  Note:  \nConnect  INIT_B  to  VCCO_0  through  a  pull-up  resistor  no  larger  than  \n4.7kÿ .  Dedicated  active  low  full-chip  \nasynchronous  reset  multiplexing  SPI  chip  select  pin,  \nactive  low\nFigure  4-20  BC7K  SPI  configuration  (x1  or  x2  bit  width)port  to  read  configuration  data.enterExternal  master  configuration  clock  that  can  optionally  be  used  instead  of  \nthe  internal  oscillator  as  the  \nconfiguration  clock  source.  SelectIO  internal  pull-up  resistor  enable  signal  \nduring  configuration,  active  low.  It  can  be  connected  to  VCCO_14  or  \ngrounded  directly  or  through  a  resistor  less  than  1kÿ .  Note:  This  port  is  \nstrictly  prohibited  before  and  during  the  configuration  process!\nIn  this  case,  D00  is  used  as  a  bidirectional  port,  which  not  only  sends  commands  but  also  reads  data;  under  x4  bit  width,  D02  and  D03  also  serve  as  receiversFCS_B\nPort,  send  command  to  SPI  Flash,  D01  as  receiving  port,  read  configuration  data  from  SPI  Flash;  in  x2  bit  widthThe  SPI  configuration  mode  of  BC7K  FPGA  supports  three  bit  widths  of  x1,  x2  and  x4.  In  x1  bit  width,  D00  is  used  as  output  terminalPROGRAM_B\nPUDC_BINIT_B\nreusededicatedMachine Translated by Google\nConfiguration  data  is  read  in  on  the  rising  edge  of  the  configuration  clock.  BC7K  FPGA  allows  user  to  enable  falling  edge  configuration  method  in  SPI  configuration\nRead  code  stream  data  to  configure,  with  16bit  and  8bit  two  bit  widths  and  two  working  modes  of  synchronous  and  asynchronous.In  this  mode,  the  FPGA  will  read  in  the  configuration  data  at  the  falling  edge  of  the  configuration  clock.  Compared  with  the  rising  edge  configuration  mode,  the  falling  edge  configuration\nIn  asynchronous  mode,  BPI  Flash  does  not  connect  an  external  clock  signal,  and  outputs  the  configuration  data  according  to  the  address  output  from  the  FPGAIn  a  serial  daisy-chain  application,  the  most  upstream  device  can  operate  in  SPI  mode  while  the  other  downstream  devices  operate  in  serialFigure  4-21  BC7K  SPI  configuration  (x4  bit  width)\nmode  has  more  relaxed  timing  requirements,  allowing  users  to  use  higher  frequency  configuration  clocks.  By  enabling  in  the  development  software\nfrom  configuration  mode.  In  this  case,  all  configuration  streams  can  be  stored  in  the  SPI  device.\nIn  BPI  mode  (M[2:0]  =  100),  the  BC7K  FPGA  reads  from  an  industry  standard  parallel  NOR  Flash  PROMIn  the  default  SPI  mode,  on  the  falling  edge  of  the  configuration  clock,  the  SPI  Flash  outputs  the  configuration  data  stored  in  it,  and  the  FPGA\nspi_fall_edge  attribute  to  enable  falling  edge  configuration.\n39BC  7  K  series  high-performance  industrial-grade  FPGA4.3.4  BPI  configuration  interfaceÿ  SPI  serial  daisy  chainMachine Translated by Google\nThe  pin  used  to  set  the  configuration  mode,  in  BPI  mode,  M[2:0]  \n=  100.  Configure  the  \nclock  source  (except  JTAG)  Note:  \nCCLK  is  a  key  signal,  and  its  signal  integrity  must  be  guaranteed  \nduring  design.  Indicates  \nwhether  the  configuration  is  \ncompleted:  0:  FPGA  configuration  \nis  not  completed  1:  FPGA  \nconfiguration  is  completed  Note:  DONE  signal  has  an  internal  pull-\nup  resistor  of  about  10kÿ.\n40INIT_BFigure  4-22  BC7K  BPI  configuration  interface\nFPGA  initialization  indication  signal  or  configuration  signal  error  \nindication  signal,  active  low.  After  the  FPGA  initialization  is  complete,  \nINIT_B  is  released  to  a  high-impedance  state  and  set  to  a  high  level  by  \nan  external  pull-up  \nresistor.  Note:  Connect  INIT_B  to  VCCO_0  through  a  pull-up  resistor  \nno  larger  than  4.7kÿ .  Dedicated  active  \nlow  full-chip  asynchronous  reset  multiplexed  Flash  \nchip  select  pin,  active  low  multiplexed  Flash  output  enable,  active  \nlow.  Multiplexed  Flash  write  enable,  active  low.Table  4-8  describes  the  functions  of  each  pin  of  the  BPI  configuration  interface.\nADV_B outputFunctional  descriptionIn  synchronous  mode,  the  BPI  Flash  is  externally  connected  to  the  FPGA  configuration  clock  CCLK  to  latch  the  start  address  sent  by  the  FPGA,  and  then\ninput  or  output,  open  \ndrain\nFWE_Bpin  name\ndedicated\nFOE_Benter\nactive\nPROGRAM_BDedicated  to  CCLK  input  and  outputTable  4-8BC7K  BPI  Configuration  Pins\ndedicatedThen  start  from  the  start  address,  output  the  configuration  data  to  FPGA  synchronously  with  CCLK.  Synchronous  mode  only  supports  16  bits  wide.\nreuseDONEIn  the  FPGA,  the  address  output  by  the  FPGA  changes  synchronously  with  the  configuration  clock  CCLK  (self-increasing  by  1  per  cycle).\nM[2:0]\nThe  address  valid  indication  signal  is  connected  to  the  address  valid  \nindication  port  of  the  flash  device,  and  connected  to  VCCO_15  through  \na  pull-up  resistor  less  than  4.7kÿ .  If  the  flash  device  does  not  support  \nthis  port,  it  can  be  suspended.bidirectional,  open  drain  orType  specific/multiplexed\nFCS_Binput  \noutput  \noutput  \noutputdedicated\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nMultiplexed  address  output.  \nMultiplexing  data  input.  During  \nconfiguration,  normally  RS0  and  RS1  are  high  impedance.  FPGA  \ncan  drive  RS0  and  RS1  in  the  following  2  cases.  First,  when  the  \nConfigFallback  option  is  valid,  if  there  is  a  configuration  error,  the  \nFPGA  will  set  RS0  and  RS1  to  0  during  the  Fallback  reconfiguration  \nprocess;  second,  when  the  user  invokes  the  MultiBoot  \nconfiguration  initialization,  the  FPGA  will  set  RS0  and  RS1  to  user  \nsettings  value.  In  other  cases,  RS0  and  RS1  can  be  \nfloating.  If  the  device  is  in  a  parallel  daisy  chain  and  \nthere  is  a  device  in  the  latter  stage,  it  should  be  connected  to  \nVCCO_14  through  a  330ÿ  pull-up  resistor ,  and  at  the  same  time  \nconnected  to  the  CSI_B  port  of  the  latter  stage  device,  otherwise  it  \nis  in  a  high-impedance  state.  \nExternal  master  configuration  clock  that  can  optionally  be  used  \ninstead  of  the  internal  oscillator  \nas  the  configuration  clock  source.  SelectIO  internal  pull-up  resistor  \nenable  signal  during  configuration,  active  low.  It  can  be  connected  \nto  VCCO_14  or  grounded  directly  or  through  a  resistor  less  than  \n1kÿ .  Note:  This  port  is  strictly  prohibited  before  and  during  the  configuration  process!EMCCLKD[15:0]\nreuse enterADDR[28:0] output  \ninput\nCSO_B reuse output\nFigure  4-23  BC7K  BPI  asynchronous  configurationPUDC_Breuse output\nreuse enterRS[1:0]\n41BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nMany  NOR  Flash  supports  asynchronous  page  read.  The  first  read  of  each  page  usually  takes  the  longest,  and  subsequent  reads  of  the  same\n\x7f  CCLK  frequencyIt  takes  less  time  to  read  one  page.  The  following  are  the  parameters  that  BC7K  FPGA  can  set  in  conjunction  with  BPI  Flash.\nFor  more  configuration-related  design  functions,  structures  and  application-related  information,  please  refer  to  the  manual  UG470:  7  Series  FPGAsFigure  4-24  BC7K  BPI  synchronization  configuration\n\x7f  Page  size:  1,  4,  8;\nConfiguration  User  Guide.\x7f  CCLK  cycles  for  the  first  read  of  each  page:  1,  2,  3,  4,  when  the  page  size  is  1,  only  one  CCLK  cycle  is  supported;\n42BC  7  K  series  high-performance  industrial-grade  FPGAÿ  Support  for  page  modeMachine Translated by Google\nFive,  product  electrical  characteristics\n5.1  Electrical  Characteristics\nBC  7  K  series  high-performance  industrial-grade  FPGAaVCCBRAM  and  VCCINT  need  to  use  the  same  power  supply;  \nbUnless  otherwise  marked,  VCCO  includes  VCCO_HP  and  VCCO_HR.\nData  hold  VCCINT  voltage  VDRINT\nuA1.8V\n1.17V\npoint1.89V\nData  hold  VCCAUX  voltage  VDRI\n431.2V0.97V\n1.2V\nTest  according  to  test  condition  1,\nTest  condition  2  \nVCCAUX  initial  value  1.8V,  after  configuration\nTest  condition  51.8V1.0V\nunit1.23V\nHSTL_II  \ntest  condition  51.0V\n1.8V1.71V1.03V\ndown  to  1.5V  and  back  to  1.8VThen  restore  to  1.0V  for  function  vector\n11.0V\n0.751.8V1.8V\n1.89V\n1.75V\n1.5GroupCondition  2\n1.8V0.97V\n1.8V\nInput  Pin  Leakage  CurrentA11.8V1.0V\nminimum  value1.85V\nVREF  Pin  Leakage  Current1.0Vproject\n1.71V1.03V\ntest.\nPerform  functional  vector  testing.\nuA1.0V1.5V\nVcondition\n—1.8V\n1.71V1.89V\nVtestCondition  3\n1.8V1.71V\nA21.8V1.8V\n1.89V1.8V\n15maximum  value1.0V\n1.05V\nlimit  value1.89V\nTest  condition  21.2VCondition  1\n1.0V\n—Unless  otherwise  specified,\nLVCMOS181.8VCondition  4\n1.10V\nsymbol\n—1.0V\n1.8V1.71VCondition  5\n1.0V,  reduced  to  0.75V  after  configuration,\nA3\n-1/1.8V\nbVCCBRAM  a\nVMGTA  VCCVCCAUXVCCAUX_IO\nVCCO_0\nInitial  value  of  VCCINT  and  VCCBRAMVMGTA  VTT\nIREF\nILVCCINT\nVMGTVCCAUX\n-40ÿÿTJÿ100ÿVCCO\nVCCADCTable  5-1  List  of  test  conditions\nTable  5-2  Electrical  characteristics  tableMachine Translated by Google\nVCCAUX  quiescent  current\nmA\n68\nOutput  low  level  currentuA\nVA1pF45\nmA\n-6.3—\noutput  high  level  voltageTest  condition  5All  pins  are  floating\n–0.3250\n—34\nVCCO=1.14VVREF+0.1\noutput  high  level  currentuA\nmAA21080180\nmATest  condition  5mA|IRPD|  Test  condition  3\n150\nincluding  package  parasitic  capacitance\n—uA\nVREF+0.08VCCINT  quiescent  currenttwenty  three\nVREF–0.1mA\n2 A3uA\n34=2.5V\nHSTL_ImAmA\nVCCO–0.4VCCO=1.8V\nA1\nVCCO  quiescent  current\nA112\nVCCO+0.3mA\n668\nmA\n—VCCO=1.8V\nXADC  Supply  Current  \nBattery  Supply  Current\nVCCO=1.425V—\n44mAn\n—A2Quiescent  Supply  Current  (BC7K410TBG900I/ BC7K410TBG900EI)Pin  pull-up  current\n—\nA2220\n0.4mAInput  capacitance  a330\n75%  VCCOV—85\nGeneral  purpose  I/O  input  and  output  levels——90\nOutput  low  level  current  \nOutput  high  level  current  \nInput  low  level  voltage  \nInput  high  level  voltageA3(when  using  it)\nVCCINT  quiescent  current\nVREF–0.08VuA\n—VInput  pull-up  resistors  are  not  enabled,  all2Test  condition  5  \nTest  condition  5VCCO=1.5V330\n8—\nVCCO+0.3VIN=0V\nQuiescent  Supply  Current  (BC7K325TABG900I/ BC7K325TABG900EI,  BC7K325TABG676I/ BC7K325TABG676EI)150\nA4  —\nA3\n6.3Pin  pull-down  current\nVI/O  is  tri-stated  or  floating6\nA1VCCO=1.2V\nInput  low  level  voltage—\nDevice  blank  configuration,  no  output  load,\n—\n25%  VCCOTest  condition  3\nVCCO  quiescent  current810120\nOutput  low  level  voltageV—\nV—mA\nA2Input  high  level  voltageInput  pull-up  resistors  are  not  enabled,  alluA\nTA=25ÿ,\n—\nHSTL_I_12–0.3mAuA\n19\noutput  high  level  voltageVDevice  blank  configuration,  no  output  load,20\n—(when  using  it)\n25\nmA\nA3Output  low  level  voltageI/O  is  tri-stated  or  floatingf=1.0MHz,  VOUT=0V,\n-868\n—|IRPU|\nVREF  =VCCO/2VOHICCINTQVIN=  VCCOVCCO_HR\nVCCAUX_IO  quiescent  current  ICCAUX_IOQ\nVIH\nIOLICCOQVIN=  VCCO_HR\nVIHICCADC\nVCCAUX_IO  quiescent  current  ICCAUX_IOQ\nVREF  =VCCO/2IOHcVCCBRAM  quiescent  current  ICCBRAMQ\nICCOQ\nVOL\nIOHVCCO_HR=3.3V\nVOHVCCAUX  quiescent  current  ICCAUXQ\nVIL\nVOLVCCBRAM  quiescent  current  ICCBRAMQICCINTQIBATT\nCINVCCO_HR=3.3V\nVILICCAUXQ\nIOLb\n—\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nV8\nV\nLVCMOS15A3\nInput  low  level  voltage16VCCO+0.3\nmA\nA1Output  low  level  current-16Input  low  level  voltage\nA3VCCO–0.4\nmAV\n—\nVCCO+0.3—A1\nV\nVCCO=1.425V—A1\nLVCMOS12—0.4\nmA\nA2output  high  level  currentInput  high  level  voltage\n–0.3Output  low  level  voltage\nmA 8VCCO=1.14VV\n25%  VCCOOutput  low  level  current  \nOutput  high  level  current  \nInput  low  level  voltage  \nInput  high  level  voltage  \nOutput  low  level  voltage  \nOutput  high  level  voltageVREF–0.1A2\nV\n35%  VCCO\n—A2—\nmA\nInput  high  level  voltageHSTL_II\nV\nInput  low  level  voltageOutput  low  level  voltage\nVREF+0.13\nA3output  high  level  voltage\nmA—–0.3\n—\nVVCCO+0.3A3\nmA\n75%  VCCOVCCO+0.3A3-8\nmA\nOutput  low  level  voltageVCCO=1.14Voutput  high  level  currentoutput  high  level  voltage\n—\nInput  high  level  voltageOutput  low  level  current\nV\n45VREF+0.1\nA1\n-814\nVV\nA10.1mA\n—0.4Output  low  level  voltage  \nOutput  high  level  voltage  \nOutput  low  level  current–0.3\nV\n-14VCCO–0.4Input  low  level  voltageVCCO=1.425V\nV\n35%  VCCOoutput  high  level  current\nVVREF–0.1\n–0.3A2—\nVmA\n—\nA20.4—\n—VREF+0.1\nV\n—\n–0.3Input  high  level  voltage\nV\nVCCO+0.38VREF–0.13\nA3–14HSTL_I_18\nmA\nA3–0.1HSTL_II_18VCCO–0.4\nV\n14—V\n65%  VCCOOutput  low  level  currentOutput  low  level  voltageA1\nV\n0.45—VCCO+0.3Input  low  level  voltageVCCO+0.3\nV65%  VCCOVCCO=1.71V\nV\nOutput  low  level  voltage  \nOutput  high  level  voltage  \nOutput  low  level  current–0.3VCCO=1.71V—\nV\n—A1VCCO–0.4—\noutput  high  level  voltageA2\nmA\nLVCMOS18-820%  VCCOInput  high  level  voltage\nV—0.4\n—–0.3\n65%  VCCOOutput  low  level  current  \nOutput  high  level  current  \nInput  low  level  voltage  \nInput  high  level  voltage\nV\nA2\noutput  high  level  current—VREF–0.1\nV\n—output  high  level  current mA—\nVCCO=1.71VHSUL_12—\nmA35%  VCCOV\n80%  VCCOVREF+0.1\nIOHcVOL\nVOLVIL\nVOH\nIOLbVREF  =VCCO/2\nVILVIL\nVOH\nVIHIOLbVIHIOLb\nIOHgVOHVOH\nVIL\nIOL\nVIH\nVOLIOHcVIHIOLbVIH\nIOLVREF  =VCCO/2\nVOLIOLbVIH\nVIH\nVILVOLIOHc\nIOHcVREF  =VCCO/2\nIOHIOHcVOL\nVOL\nVILVREF  =VCCO/2\nVOHVILVOH\n—\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nV0.4\nV\nVREF–0.15Input  low  level  voltage\noutput  high  level  voltageoutput  high  level  voltage—\nV\n——A2output  high  level  voltage\n—\n3.45—\nV\n20%  VCCO\n–0.5—Output  high  level  current  \nInput  low  level  voltage  \nInput  high  level  voltage  \nOutput  low  level  voltage\nV\nSSTL12—-14\nInput  high  level  voltageOutput  low  level  currentoutput  high  level  voltage\nmA\n–1230%  VCCOOutput  low  level  current\nA316\nmA—16V\n–0.3VCCO+0.3Only  HR-I/O  is  tested–14\nV\n90%  VCCO\nVCCO=1.14V–0.3LVCMOS25\nV\nOutput  low  level  currentOutput  low  level  current\nmA\nVCCO+0.5output  high  level  current\nLVTTL—\nV90%  VCCOVCCO–0.45\n—0.414\nVCCO_HR=3.135V–0.3\nV\n—2Only  HR-I/O  is  tested\nmA\noutput  high  level  currentOutput  low  level  voltageoutput  high  level  currentOutput  low  level  current\nOnly  HR-I/O  is  tested\n10%  VCCO–16\nVV\n–16\n—LVCMOS33—\nV\nVREF+0.110%  VCCOmA\nA1—VCCO_HR=2.375V\nmA\n—output  high  level  voltage0.8output  high  level  current\nV–0.3\nVmA\nVCCO_HR=3.135V–0.3A1-14\nV\nMOBILE_DDR  \nHR-I/O  only  for  testing\n—VCCO–0.41.7\nInput  low  level  voltageA1\nV\n–0.1\nVREF+0.153.45Input  low  level  voltage\nV\n46PCI33_3  \nOnly  HR-I/O  is  testedVCCO_HR=3.135V\n80%  VCCOA2—\nmA\nVREF–0.1A1——\nmA\nA20.1V\n—–0.40.4Input  high  level  voltage\nVA1—2mA\nVOutput  low  level  current  \nOutput  high  level  current  \nInput  low  level  voltage  \nInput  high  level  voltage14\nmA\nVCCO+0.3A2140.7\nV\nA3—Input  high  level  voltageA2\nA1VCCO–0.4\nVA22.4—\nmA1.5mA\n—A3\nA3—VCCO+0.3\nV\noutput  high  level  current\nOutput  low  level  voltageOutput  low  level  voltageA3\nV\n1250%  VCCO\nmAA3—0.8\nmA—mA\nInput  low  level  voltage  \nInput  high  level  voltage  \nOutput  low  level  voltage  \nOutput  high  level  voltage  \nOutput  low  level  currentOutput  low  level  voltage  \nOutput  high  level  voltage  \nOutput  low  level  current  \nOutput  high  level  current—\nVILVOH\nVOHVOH\nVIL\nVIHVIHVIH\nIOL\nIOLIOHgVOLIOHg\nVOLIOLIOL\nVIH\nVIH\nIOL\nIOHVOLVOLIOHgIOL\nIOHgVCCO_HR=1.71V\nIOHgIOHgVOL\nVOL\nVOHVOHVIL\nVIL\nVILVILIOH\nVOH\nVOHVREF  =VCCO/2IOLVIHIOL\n—\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nmA\nmASSTL135,\n5mA—-13\n8.9Input  low  level  voltage\nVREF+0.1\n–6Input  low  level  voltageoutput  high  level  voltageA3\nVCCO=1.71VA3\nInput  high  level  voltage—\nA2\nVVCCO=1.425V,\nVOutput  low  level  current  \nOutput  high  level  current  \nInput  low  level  voltage–0.3\n–0.3Input  high  level  voltage\nmA—VREF+0.1V\nInput  high  level  voltage\nOutput  low  level  voltage\n5Output  low  level  voltage  \nOutput  high  level  voltage  \nOutput  low  level  current  \nOutput  high  level  current  \nInput  low  level  voltage\nVREF–0.6 Output  low  level  voltageVREF+0.17V\nA3V\nV—\nVCCO=1.425V\nVREF+0.12mAInput  low  level  voltage—\nA1—\nInput  high  level  voltageSSTL15\nVREF–0.15V\n—V\n—VSSTL135,\nSSTL135_R  \nOnly  HR-I/O  is  tested\nVInput  high  level  voltage\n5VREF–0.1VREF+0.09\nVREF–0.125VREF+0.09\nOutput  low  level  voltage\nA2VCCO=1.425Voutput  high  level  voltageVREF–0.15\nA1VREF–0.15\nVVREF–0.47mA\nVCCO_HR=1.425VVVREF+0.15\nVREF+0.47—VVREF  =  VCCO_HR /2\nOutput  low  level  voltageVCCO+0.3VCCO+0.3\nA3VCCO+0.3\noutput  high  level  voltageA2VCCO+0.3\nVCCO_HP=1.425V—\nSSTL135_R  \nOnly  HR-I/O  is  tested\n——8.9\n—VREF–0.09\n—VCCO=1.283V,\nV\nVCCO+0.3\nOutput  low  level  currentA1\nA3VREF–0.175VVmA\n—\nV\n613\n–11—VCCO_HR=1.283V\n–8.9\nVREF–0.125output  high  level  voltageV\nVREF–0.175\nA2\n47SSTL15_R  \nOnly  HR-I/O  is  tested—VV\nVVREF  =  VCCO_HR /211\n–0.3–8.9VCCO_HP=1.283V\nSSTL18_II–0.3\n–0.3Output  low  level  currentInput  high  level  voltageA1\nA1\nV\noutput  high  level  current\nVCCO+0.3A1Output  low  level  current  \nOutput  high  level  current—\nmA\nmAVREF+0.17mAVREF+0.15\n——\nVREF  =  VCCO_HR /2\n–0.3VREF–0.09\nVREF+0.12\nVCCO=1.71Voutput  high  level  currentOutput  low  level  voltage\nVA2\nSSTL18_IA2\nInput  low  level  voltageA3IOHc\nVOHVOHVOHVOH\nVREF  =VCCO/2IOHg\nVREF  =VCCO/2VIH\nIOHcVIHVREF  =VCCO/2\nIOHcIOHg\nVIHIOLbIOLIOLbVIL\nVIH\nVOLVREF  =VCCO/2VIHVOL\nVOLVIH\nVOH\nVILVOL\nVOLVOL\nIOL\nVILVILVILVREF  =VCCO/2\nVIL\nIOLb\n—\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nA2—\nA1\nMMCM  switch  parametersA2V\nVDIFF_SSTL150.1—\nVCCO_HR=2.375Voutput  high  level  voltage\n0.3\n0.3DIFF_HSUL_12\nA2\nVInput  differential  mode  voltage\n0.3\n6000.3\nA3\nOutput  differential  mode  voltage 247—\nA3mA\n—DIFF_SSTL15_RV\nInput  Common  Mode  \nVoltage  Output  High  Level  \nVoltage  Output  Low  Level  \nVoltage  Output  Differential  \nMode  Voltage  Output  Common  Mode  VoltageOutput  low  level  current\n0.85Input  Common  Mode  VoltageA1\nA3\nVInput  Common  Mode  Voltage\nmV1.125\n—1.425\n1.425Output  Common  Mode  VoltageA1\n1.000\n48A2VCCO=1.425VDIFF_HSTL_I\n—output  high  level  current\n—VV\nLVDSA2\nVInput  differential  mode  voltage\n1.0VCCO=1.14V\nA2\n100 Input  differential  mode  voltage0.3DIFF_SSTL12\nA3mA\n600Differential  I/O  input  and  output  levels\nDIFF_HSTL_II\n0.825—A3\nmVInput  Common  Mode  Voltage\nV\nOnly  HP-I/O  is  testedA1\nInput  differential  mode  voltage\nVA3\n6000.3001.4250.3—\n1.425DIFF_SSTL18_I0.1A1\nInput  differential  mode  voltage\nV0.1\nInput  Common  Mode  VoltageA2\nmVV\n1.425V\nVDIFF_SSTL1358\n1.125\n600DIFF_SSTL18_II0.3\n247VCCO=1.425VInput  Common  Mode  Voltage\nInput  Common  Mode  Voltage\nmV0.1V\nA3\nInput  differential  mode  voltage\nVInput  differential  mode  voltageA1\n—V\n1.500—\nVCCO=1.71V1.425 DIFF_HSTL_I_18\n1.000Input  differential  mode  voltage\nVA2\n0.3\nA1—\nA1\nInput  Common  Mode  Voltage—output  high  level  voltage0.10.1\nA2\nLVDS_25  \nHR-I/O  only  for  testingDIFF_SSTL135_RV\nDIFF_HSTL_II_18\n100Input  Common  Mode  Voltage\n—0.85\nInput  differential  mode  voltageA3\nVV\nA2Output  low  level  voltageV\n0.700VVREF+0.6\nA3\nA10.1VCCO=1.425V\n1.675-8\nVCCO=1.71V0.1 Input  differential  mode  voltage\n1.675\n0.300V\nA3A1\nVInput  Common  Mode  Voltage\n—DIFF_MOBILE_DDR  HR-\nI/O  only  for  testing\nBC  7  K  series  high-performance  industrial-grade  FPGAVOH\nVODIFFVID\nVOCMVICM\nVOHVID\nVIDVIDIOLb\nVID\nVIDVOH\nVOCMVICMVCCO_HP=1.14V\nVICM\nVOLVCCO_HR=1.71V\nVIDIFFVICM\nVICM\nVCCO_HP=1.71VVOLVIDIOHc\nVID\nVICMVICM\nVIDIFFVICMVICM\nVODIFF\nVICMMachine Translated by Google\nInput  duty  cycle\nMHz\n—MHz\nMMCM_FVCO\nMMCM_FPFD\n—10-49MHz,  duty  cycle:  25%\n—\nB10\nA9\nA8\nMHz\nfunction  throughMHzMinimum  output  clock  frequency\nA10400-499MHz,  duty  cycle:  40%\nInput  duty  cycle  PLL  _FINDUTYMHzMMCM_FINM\nMHz\nMHz\nMMCM_TLOC\nMaximum  VCO  frequency933\nA81440\n—5ns  reset  pulse\nPLLsMinimum  VCO  frequency\nMaximum  PFD  frequency\n50-199MHz,  duty  cycle:  30%\nPLLs\nMinimum  PFD  Frequency  PLL  _FPFDMIN  \nMaximum  PFD  Frequency  PLL  _FPFDMAX\nmaximum  lock  timeMHz\nA10\nMMCM_FPFD\nA\nMHz\n—\nMinimum  reset  pulse  width4.69\nA11\n—\n50-199MHz,  duty  cycle:  30%Maximum  Input  Clock  Frequency\nmaximum  lock  time\n—\nA1866MMCM_FINMI\nMMCM_FOUT\nMHz\nPLL  Switching  \nParameters  Minimum  Input  Clock  Frequency  \nPLL_FINMIN  Maximum  Input  Clock  Frequency  PLL  \n_FINMAX  Minimum  Output  Clock  Frequency  PLL  _FOUTMIN\n49600\n500\nMMCM_FIND\n19Maximum  output  clock  frequency\n100us  lock  after  resetA11\nMinimum  PFD  frequency\nMHzA8\nPLLs\n5ns  reset  pulseMHz\nfunction  throughMMCM_RSTMMCM_FVCO\n933\n500\n200-399MHz,  duty  cycle:  35%933\n6.25100us  lock  after  reset\nA8MHzMinimum  input  clock  frequency\nMaximum  output  clock  frequency\nA7\n80019\nPLLsMMCM_FOUT\nMHz\nMHz\n200-399MHz,  duty  cycle:  35%\nA9\nMHz\n19-49MHz,  duty  cycle:  25%933\n10\nB\n—\nA7Maximum  VCO  frequency\nMinimum  reset  pulse  width\n_TLOCKMAXMAXAX\n_RSTMINPULSE_FOUTMAX  \nminimum  VCO  frequency  PLL  _FVCOMINMINPULSE\nUTYMAX\nMINMIN\nKMAX\n_FVCOMAXMAXMINN\n—\n———\n—\n——\n—\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n—\nns\nMHz4\nMHz\nA9MHzData  Input  Differential  Mode  Voltage\nSwing  set  to  4\'b1010\nA9\nMin  High  Timens\n—\nc  When  HP-I/O  and  HR-I/O  output  high-level  voltage  VOH  test,  it  absorbs  current  (load)  for  the  pin  and  does  not  test  separately;Configure  Circuit  Switch  Parameters250\n5\nslave  mode\nTCK  maximum  frequencyClock  input  differential  mode  voltage  VIDIFFmV\n—\nThe  setup/hold  time  of2.5\ng  Only  when  HR-I/O  outputs  high-level  voltage  VOH  test,  it  absorbs  current  (load)  for  the  pin  and  does  not  test  separatelyA1\nGbps\n10\nconfigure  clock\n—minimum  transfer  rate2000\n—\nnsA10(DC  coupled)\nDC  coupling\nA10\nConfiguration  clock  maximum  frequency  TSCCK—\n3.0/2.0\nd  Only  provide  current  (positive  load)  for  the  pin  when  the  HP-I/O  outputs  a  low-level  voltage  VOL  test,  and  do  not  test  separately;150\nmV\nconfiguration  delay\n50High  Speed  Transceiver  (GTX)  AC  Parameters—\n60\nns\nTDO  relative  to  TCK400-499MHz,  duty  cycle:  40%\nA2\nGbps\nMinimum  low  time250\n100\na  This  parameter  is  only  tested  during  initial  identification  or  design  changes,  and  GTX-  related  pins  are  not  included  in  the  capacitance  test;mV\nhighest  frequency\n—A11Data  output  differential  mode  voltage  DVPPOUT\nSwing  set  to  4\'b1010\nA11\nslave  mode\nTMS/TDI  relative  to  TCK\nns\ne  Only  when  the  HP-I/O  outputs  a  high-level  voltage  VOH  test,  it  absorbs  current  (load)  for  the  pin,  and  does  not  test  separately;mV\nOnly  use  single-channel  testing\npower  on  resetms\n2.5\n66Maximum  transfer  rateVMGTAVTT-DVPPOUT/\n175.01\n670\n—\n7.0High  Speed  Transceiver  (GTX)  DC  Parameters\nA3\n—\nconfigure  clock\nMHzms\nb  When  HP-I/O  and  HR-I/O  output  low-level  voltage  VOL  test,  provide  current  (positive  load)  for  the  pin,  and  do  not  test  separately;\n50GTXDRPCLK—\nReference  clock  frequency  range  FGCLK\nslave  mode\nDelay  on  falling  edgeData  output  common  mode  voltage  VCMOUTDC1000\n0.5\n—\nf  Only  provide  current  (positive  load)  for  the  pin  when  the  HR-I/O  outputs  a  low-level  voltage  VOL  test,  and  do  not  test  separately;—\n10.3125\nReset  pulse  widthFGTXMIN\nTTCKTAPTPL\nTSCCKLFGTXDRPCLK\nTSCCKHTPORFGTXMAXDVPPIN\nFTCKT  PROGRAM\nTTAPTCK/\nTTCKTDO\n—\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n6.  Typical  applications\n51Port  circuit  design  to  complete  high-speed  data  sending  and  receiving  and  exchange;  high-performance  digital  signal  and  image  processing  fields  to  achieve  various  comparative\nBC7K  series  high-performance  industrial-grade  FPGA,  PROM  configuration  memory,  DDR3  data  storage,  PCIe  module,  SFP  optical  fiber  communicationComplicated  mathematical  algorithms,  using  FPGA  internal  resources  to  turn  them  into  actual  computing  circuits;  SOPC  and  other  control  processing  fields,  mainly\nFigure  6-1  Typical  hardware  circuit  applicationinterface,  SATA  interface,  RS232/  RS485  interface,  GTX  and  general  IO  expansion  interface,  etc.If  you  use  the  FPGA  platform  to  build  an  embedded  system,  and  then  develop  embedded  software.The  application  fields  of  BC7K  series  high-performance  industrial-grade  FPGA  include:  communication  transmission  field,  mainly  used  for  high-speed  connection  of  communication  equipment\nA  typical  hardware  system  application  of  BC7K  series  high-performance  industrial-grade  FPGA  is  shown  in  the  figure  below,  which  includes\nBC7K  FPGA\nBC  7  K  series  high-performance  industrial-grade  FPGACONFIGHP  IO\nEdge  ConnectorconnectorComponent\nPCIE  x1/4/8GTX  BANKFMC  HPC/LPCDDR3  SODIMM/\n88E1111Clock\nEthernetPOWER  Supply\nQSPI  Flash\n10/100/1000BANK\nSFP  CageHR  IO\nFlashParallelUART\nconnectorSATABANK\nBANKMachine Translated by Google\n7.  Application  Notes\n527.3.1  Electrical  equipment  and  protective  measures7.1  Product  application  description\n7.3  Product  protection\nBC  7  K  series  high-performance  industrial-grade  FPGA7.2  Precautions\nBoth  can  be  powered  from  the  same  power  supply  and  powered  up  with  the  same  power-up  ramp  at  the  same  time.  If  VCCAUX,  VCCAUX_IO,  VCCO  have  corresponding\n,  VMGTAVCC,  VMGTAVTT  or  VMGTAVCC,  VCCINT,  VMGTAVTT;1.  The  recommended  power-on  sequence  is  VCCINT ,  VCCBRAM,  VCCAUX,  VCCAUX_IO,  VCCO,  and  ensure  the  I/O  status  during  power-on\nThe  recommended  power-down  sequence  is  the  reverse  of  the  power-up  sequence.  VMGTVCCAUX  has  no  recommended  ordering.  VMGTAVCC,  VCCINT  can  both  be  ramped  up  at  the  same  timeBC7K325TABG900EI\nDevelopment  environment  (recommended  version  2018.3).\nb)  Before  electrical  installation,  it  should  be  in  accordance  with  GB/T4937.201  "Mechanical  and  Climate  Test  Methods  for  Semiconductor  Devices  Part  20-1:  For  Humidity2.  For  the  GTX  transceiver,  the  recommended  power-on  sequence  is  VCCINTBC7K325TABG900I\nIt  is  recommended  to  use  Xilinx\'s  Vivado  for  consistent  circuit  structure,  compatible  electrical  parameters,  design  process,  and  development  tools.\na)  The  original  vacuum  packaging  should  be  kept  before  electrical  installation.  If  the  vacuum  packaging  is  opened,  please  store  the  device  in  a  relative  humidity  not  higher  than  10%BC7K410TBG900I,  BC7K410TBG900EI  and  Xilinx\'s  XC7K325T,  XC7K410T  speed  grade  -2  devices\nIf  the  same  recommended  voltage  level  is  used,  both  can  be  powered  by  the  same  power  supply  and  power  up  with  the  same  power-up  ramp  at  the  same  time.\nin  the  drying  box;The  device  is  sensitive  to  moisture  and  static  electricity.  It  is  recommended  that  users  pay  attention  to  the  following  requirements  during  electrical  installation:,\nc)  The  temperature  in  the  workplace  of  Denso  should  be  kept  at  23°C±5°C,  and  the  relative  humidity  should  be  kept  at  30%~70%;,\nTri-state;  the  recommended  power-down  sequence  is  the  reverse  of  the  power-up  sequence.  If  VCCINT ,  VCCBRAM  have  the  same  recommended  voltage  level,  then\ne)  The  device  should  be  operated  on  an  anti-static  workbench;,\nd)  The  workplace  of  Denso  should  have  a  good  electrostatic  protection  system;3.  It  is  recommended  that  the  actual  frequency  of  use  of  the  device  should  not  exceed  80%  of  the  maximum  passable  constraint  frequency,  and  sufficient  design  margin  should  be  reserved.,\nLift.performance.BC7K325TABG676EI\nBaking  is  carried  out  according  to  the  requirements  in  "Handling,  Packaging,  Marking  and  Transportation  of  Surface  Mount  Devices  Sensitive  to  Combined  Effects  of  Soldering  Heat";BC7K  Series  FPGAs  are  industrial-grade  devices  and  may  not  have  equivalent  features  and  performance  over  the  military  temperature  range.BC7K325TABG676IMachine Translated by Google\nIt  can  be  stacked  together  with  acidic,  alkaline  and  other  corrosive  objects.fabric;\ne)  It  can  keep  the  lead  of  the  device  from  deformation;\nb)  Circuits  should  be  transported  in  dry  conditions  or  in  moisture-proof  packaging.a)  Under  the  condition  of  avoiding  the  direct  influence  of  rain  and  snow,  the  packing  box  containing  the  product  can  be  transported  by  any  means  of  transport.  but  noth)  Plastic,  rubber  or  silk  that  can  cause  static  electricity  should  be  avoided  in  the  working  area  during  production,  testing,  use  and  circulation.\nd)  Be  able  to  firmly  support  the  installed  device  in  a  certain  position;c)  The  packaging  should  be  coated  or  impregnated  with  antistatic  materials  and  have  sufficient  antistatic  ability;g)  Devices  should  be  stored  in  containers  made  of  antistatic  materials;\nIt  is  recommended  that  users  at  least  meet  the  following  requirements  during  circuit  transportation:f)  Do  not  directly  touch  the  device  leads  with  your  hands,  and  wear  anti-static  finger  cots  and  wrist  straps;\nb)  The  packaging  should  have  sufficient  strength  and  be  able  to  withstand  the  vibration  and  impact  during  handling;\nmeet  at  least  the  following  requirements:a)  the  packaging  is  made  of  non-corrosive  material;\nThe  device  is  sensitive  to  moisture.  During  storage,  moisture-proof  packaging  should  be  carried  out  according  to  the  corresponding  standards.  It  is  recommended  that  usersMaterials  and  structures  must  not  be  detrimental  to  the  device.  Users  are  advised  to  pay  attention  to  the  following  requirements  when  packaging  the  device:\nh)  Use  a  moisture-proof  bag  for  vacuum  packaging  to  prevent  device  failure  due  to  moisture  absorption.For  materials  with  corrosive  components  such  as  salt,  acid,  and  alkali,  it  is  advisable  to  use  materials  with  low  outgassing  index  and  low  dust  particle  shedding;The  user\'s  packaging  should  be  able  to  protect  the  device  from  moisture  intrusion,  static  electricity,  and  mechanical  damage  during  transportation  and  operation,  and  the  packaging\nc)  The  handling  personnel  must  operate  correctly,  and  should  choose  to  use  suitable  containers  and  transportation  devices  during  handling  to  avoid  random  bumps.g)  Materials  such  as  polyvinyl  chloride,  neoprene  rubber,  vinyl  resin  and  polysulfide  are  generally  not  used,  nor  are  sulfur,f)  safe  and  easy  removal,  inspection  and  replacement  of  components;i)  Test  equipment  and  appliances  should  be  grounded.\n537.3.2  Packaging\nBC  7  K  series  high-performance  industrial-grade  FPGA7.3.3  Transport  and  storage\n7.3.3.2  Storage7.3.3.1  TransportationMachine Translated by Google\nIn  a  well-ventilated  warehouse  without  acid,  alkali  or  other  corrosive  gases  around.\n(higher  than  10%)  environment,  within  1  hour  of  normal  operation  (such  as  opening  and  closing  the  door),  the  drying  box  can  return  to  the  specified  humidity  level.b)  If  the  customer  does  not  have  the  above  sealing  conditions,  the  device  should  be  stored  in  a  dry  box,  which  can  provide  low  relative  humidity  (noa)  The  device  should  be  sealed  in  a  moisture-proof  bag  and  stored  at  an  ambient  temperature  of  25°C±5°C  and  a  relative  humidity  not  greater  than  30%~70%.\n54BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n8.  Users  pay  attention  to  product  information\n8.1  Product  Identification  Information\n8.2  Product  identification\nBC  7  K  series  high-performance  industrial-grade  FPGA\n55BC7K  high-performance  industrial-grade  products  are  not  identified  separately,  BQ7K325TABG676,  BQ7K325TABG900,\nThe  product  logo  of  BC7K325TABG900EI  is  shown  in  Figure  8-2.  "BMTI"  in  the  logo  is  the  logo  of  the  manufacturer.The  product  logo  of  BC7K325TABG900I  is  shown  in  Figure  8-1.  "BMTI"  in  the  logo  is  the  logo  of  the  manufacturer,  and  the  upper  left  corner  of  the  "circleThe  identification  results  of  BQ7K410TBG900;  the  quality  consistency  inspection  is  not  conducted  separately,  and  BQ7K325TABG676,  BQ7K325TABG676,\n"Dot"  is  the  A1  pin  identification,  "BC7K325TABG900EI"  is  the  model  specification,  and  "BC7K325TA"  is  the  circuit  type"dot"  is  the  A1  pin  identification,  "BC7K325TABG900I"  is  the  model  specification,  where  "BC7K325TA"  is  the  circuit  model,  "BG900"\nis  the  production  batch;  ÿC  is  the  anti-static  level,  and  "YYYY"  is  the  circuit  number.\nNo.,  "BG900"  is  a  plastic  BGA  package  with  pin  900,  "EI"  means  that  the  operating  temperature  range  of  the  device  is  -55ÿÿ+125ÿThe  quality  consistency  test  results  of  BQ7K325TABG900  and  BQ7K410TBG900.\nIt  is  a  plastic-encapsulated  BGA  package  with  terminal  900,  and  "I"  refers  to  an  industrial  grade  with  an  operating  temperature  range  of  -40°C  to  +100°C.  "XXXX"\nFigure  8-1  Schematic  diagram  of  BC7K325TABG900I  product  identification\nindustrial  grade.  "XXXX"  is  the  production  batch;  ÿC  is  the  anti-static  level,  and  "YYYY"  is  the  circuit  number.Machine Translated by Google\n"dot"  is  the  A1  pin  identification,  "BC7K325TABG676I"  is  the  model  specification,  where  "BC7K325TA"  is  the  circuit  model,  "BG676"\nThe  product  logo  of  BC7K325TABG676EI  is  shown  in  Figure  8-4.  "BMTI"  in  the  logo  is  the  logo  of  the  manufacturer.It  is  a  plastic-encapsulated  BGA  package  with  terminal  676,  and  "I"  refers  to  an  industrial  grade  with  an  operating  temperature  range  of  -40°C  to  +100°C.  "XXXX"\n"Dot"  is  the  A1  pin  identification,  "BC7K325TABG676EI"  is  the  model  specification,  and  "BC7K325TA"  is  the  circuit  typeFigure  8-2  Schematic  diagram  of  BC7K325TABG900EI  product  identification\nwide  temperature  range.  "XXXX"  is  the  production  batch;  ÿC  is  the  anti-static  level,  and  "YYYY"  is  the  circuit  number.is  the  production  batch;  ÿC  is  the  anti-static  level,  and  "YYYY"  is  the  circuit  number.\nNo.,  "BG676"  is  the  plastic  BGA  package  with  terminal  676,  "EI"  refers  to  the  operating  temperature  range  of  the  device  is  -55ÿÿ+125ÿThe  product  logo  of  BC7K325TABG676I  is  shown  in  Figure  8-3,  "BMTI"  in  the  logo  is  the  logo  of  the  manufacturer,  and  the  upper  left  corner  of  the  "circle\nFigure  8-3  Schematic  diagram  of  BC7K325TABG676I  product  identification\n56BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n"dot"  is  the  A1  pin  identification,  "BC7K410TBG900I"  is  the  model  specification,  where  "BC7K410T"  is  the  circuit  model,  "BG900"\nThe  product  logo  of  BC7K410TBG900EI  is  shown  in  Figure  8-6.  "BMTI"  in  the  logo  is  the  logo  of  the  manufacturer,  and  "circle"  in  the  upper  left  cornerIt  is  a  plastic-encapsulated  BGA  package  with  terminal  900,  and  "I"  refers  to  an  industrial  grade  with  an  operating  temperature  range  of  -40°C  to  +100°C.  "XXXX"\n"dot"  is  the  A1  pin  identification,  "BC7K410TBG900EI"  is  the  model  specification,  where  "BC7K410T"  is  the  circuit  model,  "BG900"Figure  8-4  Schematic  diagram  of  BC7K325TABG676EI  product  identification\nis  the  production  batch;  ÿC  is  the  anti-static  level,  and  "YYYY"  is  the  circuit  number.is  the  production  batch;  ÿC  is  the  anti-static  level,  and  "YYYY"  is  the  circuit  number.\nIt  is  a  plastic  BGA  package  with  terminal  900,  and  "EI"  refers  to  the  industrial  grade  with  a  working  temperature  range  of  -55°C  to  +125°C.  "XXXX"The  product  logo  of  BC7K410TBG900I  is  shown  in  Figure  8-5.  "BMTI"  in  the  logo  is  the  logo  of  the  manufacturer,  and  the  upper  left  corner  of  the  "circle\nFigure  8-5  Schematic  diagram  of  BC7K410TBG900I  product  identification\n57BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nZip  code:  100076\nContact  Department:  Marketing  Department  2  Tel/Fax:  010-67968115-6313/010-68757706\nHuang  Huiyin,  FPGA  Division  Tel:  010-67968115-8525/18811558156Mailing  address:  No.  2  Siyingmen  North  Road,  Donggaodi,  Fengtai  District,  BeijingFigure  8-6  Schematic  diagram  of  BC7K410TBG900EI  product  identification\n588.3  Contact  information  of  R&D  and  production  units\nBC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nAppendix  1  corresponds  to  the  situation  of  replacing  foreign  products\n1.  BC7K325TABG900I  corresponds  to  the  replacement  of  foreign  products\nBC  7  K  series  high-performance  industrial-grade  FPGA\n591.0V\n1unanimousReplace  foreign  model:  XC7K325T  Foreign  manufacturer:  Xilinx\n326080\nMaximum  number  of  user  I/\nOs  Package  \nform  Operating  temperature  range  \n(TJ)  Anti-static  capability Consistent  Consistent  Antistatic  Capability  (Human  Body  Model):  1000V;  Antistatic  Capability  (Human  Body  Model):  1000V;  ConsistentProduct  size  \nnuclear  power  supply  voltage\n326080\n-40ÿ  ~100ÿConsistent  analysis  of  \ndifferences  and  \ncompatibility\n840unanimousunanimous\nGTX  maximum  rate 10.3125Gbps1.2V,  1.35V,  1.5V,  1.8V,  2.5V,\nSupport  multiple  level  protocolsunanimousComparison  item\n16020  Kbunanimous\nPBGA900unanimous\nI/O  supply  voltage\n800MHzDomestic  product  BC7K325TABG900I\n16unanimous3.3V\nNumber  of  PCI  Express  integrated  modules  1\nSupport  multiple  level  protocols3.3V\n500unanimousForeign  product  XC7K325T\n10unanimous\n-40ÿ  ~100ÿ1.0V\nNumber  of  CLB  Slices  \nNumber  of  programmable  logic  \nunits  Block  memory  (BRAM)  capacity  16020  Kb  Clock  \nmanagement  unit  (CMT)  number  10  Clock  \nmanagement  frequency\n840Equivalent  to  32.5  million  gates\n10.3125Gbpsunanimous50950\nI/O  protocol\n50050950\nPBGA900unanimous(PBGA900  package,  -2  level)  Equivalent  \nto  32.5  million  gates\n800MHzunanimous1.2V,  1.35V,  1.5V,  1.8V,  2.5V,\nNumber  of  DSP  \nmodules  High-speed  serial  interface  GTX  number16Machine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGA2.  BC7K325TABG900EI  corresponds  to  the  replacement  of  foreign  products\n60Domestic  product  BC7K325TABG900EI\n326080 326080Equivalent  to  32.5  million  gates\nSupport  multiple  level  protocolsNumber  of  CLB  Slices  \nNumber  of  programmable  \nlogic  units  Block  memory  (BRAM)  capacity  16020  Kb  Clock  \nmanagement  unit  (CMT)  number  10  Clock  \nmanagement  frequency\n1\nsuperior  toSubstitute  foreign  model:  XC7K325T  Foreign  manufacturer:  Xilinx\n3.3V 3.3V\nNumber  of  DSP  \nmodules  High-speed  serial  interface  GTX  number16\nunanimous1.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n161.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n-55ÿ  ~125ÿNuclear  power  supply  voltage\n8401.0V\nPBGA900unanimous  unanimous  unanimous  unanimous800MHz10\n500GTX  maximum  rate(PBGA900  package,  -2  level)  \nEquivalent  to  32.5  million  gatesProduct  size\nI/O  protocolunanimous\nMaximum  number  of  user  I/\nOs  Package  \nform  Operating  temperature  range  \n(TJ)  Anti-static  capability Antistatic  Capability  (Human  Body  Model):  1000V;  Antistatic  Capability  (Human  Body  Model):  1000V;  Consistent10.3125GbpsComparison  item\n50950 50950\nSupport  multiple  level  protocolsunanimous\n10.3125Gbps\n-40ÿ  ~100ÿI/O  supply  voltage\n840\nPBGA900Number  of  PCI  Express  integrated  modules  11.0VConsistent  analysis  \nof  differences  \nand  \ncompatibility\n800MHz\nunanimously  unanimously16020  KbForeign  product  XC7K325T\n500Machine Translated by Google\n3.  BC7K325TABG676I  corresponds  to  the  replacement  of  foreign  products\nBC  7  K  series  high-performance  industrial-grade  FPGA\n61Product  size\n3260801.2V,  1.35V,  1.5V,  1.8V,  2.5V,Nuclear  power  supply  voltage\nSupport  multiple  level  protocolsNumber  of  CLB  Slices  \nNumber  of  programmable  \nlogic  units  Block  memory  (BRAM)  capacity  16020  Kb  Clock  \nmanagement  unit  (CMT)  number  10  Clock  \nmanagement  frequency\n1\nunanimousReplace  foreign  model:  XC7K325T  Foreign  manufacturer:  Xilinx\nEquivalent  to  32.5  million  gates\n3.3V\nNumber  of  DSP  \nmodules  High-speed  serial  interface  GTX  number8\nunanimousConsistent  analysis  \nof  differences  \nand  \ncompatibility\n81.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n-40ÿ  ~100ÿ(PBGA676  package,  -2  level)  \nEquivalent  to  32.5  million  gates\n8401.0V\nPBGA676unanimous  unanimous  unanimous  unanimous800MHz10\n400GTX  maximum  rate50950I/O  supply  voltage\nI/O  protocolunanimous\nMaximum  number  of  user  I/\nOs  Package  \nform  Operating  temperature  range  \n(TJ)  Anti-static  capability Antistatic  Capability  (Human  Body  Model):  1000V;  Antistatic  Capability  (Human  Body  Model):  1000V;  Consistent10.3125GbpsComparison  item\n509501.0V\nSupport  multiple  level  protocolsunanimous\n10.3125Gbps\n-40ÿ  ~100ÿDomestic  product  BC7K325TABG676I\n840\nPBGA900Number  of  PCI  Express  integrated  modules  1Foreign  product  XC7K325T\n326080\n800MHz\nunanimously  unanimously16020  Kb3.3V\n400Machine Translated by Google\n4.  BC7K325TABG676EI  corresponds  to  the  replacement  of  foreign  products\nBC  7  K  series  high-performance  industrial-grade  FPGA\n62Domestic  product  BC7K325TABG676EI\n326080 326080Equivalent  to  32.5  million  gates\nSupport  multiple  level  protocolsNumber  of  CLB  Slices  \nNumber  of  programmable  \nlogic  units  Block  memory  (BRAM)  capacity  16020  Kb  Clock  \nmanagement  unit  (CMT)  number  10  Clock  \nmanagement  frequency\n1\nsuperior  toReplace  foreign  model:  XC7K325T  Foreign  manufacturer:  Xilinx\n3.3V 3.3V\nNumber  of  DSP  \nmodules  High-speed  serial  interface  GTX  number8\nunanimous1.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n81.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n-55ÿ  ~125ÿNuclear  power  supply  voltage\n8401.0V\nPBGA676unanimous  unanimous  unanimous  unanimous800MHz10\n400GTX  maximum  rate(PBGA676  package,  -2  level)  \nEquivalent  to  32.5  million  gatesProduct  size\nI/O  protocolunanimous\nMaximum  number  of  user  I/\nOs  Package  \nform  Operating  temperature  range  \n(TJ)  Anti-static  capability Antistatic  Capability  (Human  Body  Model):  1000V;  Antistatic  Capability  (Human  Body  Model):  1000V;  Consistent10.3125GbpsComparison  item\n50950 50950\nSupport  multiple  level  protocolsunanimous\n10.3125Gbps\n-40ÿ  ~100ÿI/O  supply  voltage\n840\nPBGA900Number  of  PCI  Express  integrated  modules  11.0VConsistent  analysis  \nof  differences  \nand  \ncompatibility\n800MHz\nunanimously  unanimously16020  KbForeign  product  XC7K325T\n400Machine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGA5.  BC7K410TBG900I  corresponds  to  the  replacement  of  foreign  products\n63Domestic  product  BC7K410TBG900I\n406720 406720Equivalent  to  41  million  gates\nSupport  multiple  level  protocolsNumber  of  CLB  Slices  \nNumber  of  programmable  \nlogic  units  Block  memory  (BRAM)  capacity  28620  Kb  \nClock  management  unit  (CMT)  number  10  \nClock  management  frequency\n1\nunanimousReplace  foreign  model:  XC7K410T  Foreign  manufacturer:  Xilinx\n3.3V 3.3V\nNumber  of  DSP  \nmodules  High-speed  serial  interface  GTX  number16\nunanimous1.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n161.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n-40ÿ  ~100ÿNuclear  power  supply  voltage\n15401.0V\nPBGA900unanimous  unanimous  unanimous  unanimous800MHz10\n500GTX  maximum  rate(PBGA900  package,  -2  level)  \nEquivalent  to  41  million  gatesProduct  size\nI/O  protocolunanimous\nMaximum  number  of  user  I/\nOs  Package  \nform  Operating  temperature  range  \n(TJ)  Anti-static  capability Antistatic  Capability  (Human  Body  Model):  1000V;  Antistatic  Capability  (Human  Body  Model):  1000V;  Consistent10.3125GbpsComparison  item\n63550 63550\nSupport  multiple  level  protocolsunanimous\n10.3125Gbps\n-40ÿ  ~100ÿI/O  supply  voltage\n1540\nPBGA900Number  of  PCI  Express  integrated  modules  11.0VConsistent  analysis  \nof  differences  \nand  \ncompatibility\n800MHz\nunanimously  unanimously28620  KbForeign  product  XC7K410T\n500Machine Translated by Google\n6.  BC7K410TBG900EI  corresponds  to  the  replacement  of  foreign  products\nBC  7  K  series  high-performance  industrial-grade  FPGA\n64Product  size\n4067201.2V,  1.35V,  1.5V,  1.8V,  2.5V,Nuclear  power  supply  voltage\nSupport  multiple  level  protocolsNumber  of  CLB  Slices  \nNumber  of  programmable  \nlogic  units  Block  memory  (BRAM)  capacity  28620  Kb  \nClock  management  unit  (CMT)  number  10  \nClock  management  frequency\n1\nsuperior  toReplace  foreign  model:  XC7K410T  Foreign  manufacturer:  Xilinx\nEquivalent  to  41  million  gates\n3.3V\nNumber  of  DSP  \nmodules  High-speed  serial  interface  GTX  number16\nunanimousConsistent  analysis  \nof  differences  \nand  \ncompatibility\n161.2V,  1.35V,  1.5V,  1.8V,  2.5V,\n-55ÿ  ~125ÿ(PBGA900  package,  -2  level)  \nEquivalent  to  41  million  gates\n15401.0V\nPBGA900unanimous  unanimous  unanimous  unanimous800MHz10\n500GTX  maximum  rate63550I/O  supply  voltage\nI/O  protocolunanimous\nMaximum  number  of  user  I/\nOs  Package  \nform  Operating  temperature  range  \n(TJ)  Anti-static  capability Antistatic  Capability  (Human  Body  Model):  1000V;  Antistatic  Capability  (Human  Body  Model):  1000V;  Consistent10.3125GbpsComparison  item\n635501.0V\nSupport  multiple  level  protocolsunanimous\n10.3125Gbps\n-40ÿ  ~100ÿDomestic  product  BC7K410TBG900EI\n1540\nPBGA900Number  of  PCI  Express  integrated  modules  1Foreign  product  XC7K410T\n406720\n800MHz\nunanimously  unanimously28620  Kb3.3V\n500Machine Translated by Google\nAppendix  2  Soldering  Recommendations\n652.  About  the  welding  temperature  curve1.  Requirements  for  drying  before  welding\nBC  7  K  series  high-performance  industrial-grade  FPGATemperature=183ÿ\nThe  \ntime  above  the  melting  point  of  t183  is  60s-120sHeating  rate  2-3ÿ/s\nPreheating  (constant  \ntemperature)  zone  120s-180s,  95°C-180°CCooling  rate  1-3ÿ/s\nÿ1ÿ/sThe  temperature  in  the  critical  area  is  183-160°C,  and  the  temperature  difference  between  the  \ntop  and  bottom  of  the  chip  should  be  kept  below  7°CThe  maximum  temperature  of  the  chip  body  is  220°C,  \nand  the  maximum  temperature  of  the  terminal  is  215°Cÿ\ntime(s))(temperatureBefore  electrical  installation,  temperature  measurement  thermocouples  should  be  used  to  debug  the  temperature  curve  of  the  actual  sample  circuit.  The  recommended  temperature  curve  for  reflow  soldering  is  as  follows:Operation,  Packaging,  Marking  and  Transportation  of  Devices"  requires  implementation,  and  the  pre-baking  environment  is  nitrogen.  The  specific  requirements  are  listed  in  the  table  below.\nA2\nAs  shown  in  Figure  B-1.Non-hermetic  plastic-sealed  products,  in  accordance  with  GB/T4937.201-2018  "Surfaces  Sensitive  to  the  Combined  Effects  of  Moisture  and  Welding  Heat"\nBGA  package  larger  than  17mm*17mm,  or  any  multi-\nlayer  chip  package48h\nBGA  package  larger  than  17mm*17mm,  or  any  multi-\nlayer  chip  package\nFigure  1  Reflow  soldering  temperature  curveÿ4.5mmA2 ÿ4.5mm\n96hSMD  Body  Thickness\n48  hours96hBake  at  125°C,  at  30°C,  85%RH,  absorb  moisture  \nto  reach  saturation\nB2~B6grade\nB2a,  B3,  B4,  B5,  B5aTable  1  Drying  conditions  before  non-airtight  plastic  sealing  productsMachine Translated by Google\nAppendix  3  Device  Packaging  and  Unpacking  Requirements\nThe  device  packaging  and  unpacking  process  requires  operation  in  an  anti-static  work  area,  and  operators  must  wear  anti-static  overalls,  gloves,  workAfter  removing  the  anti-static  packaging  bag,  put  the  boxed  components  flat  on  the  workbench,  and  cut  the  sealing  paper  along  the  seam  of  the  upper  and  lower  covers  with  a  blade.\nShoes,  hats,  wrist  straps,  etc.,  to  avoid  device  damage  due  to  static  electricity.\nThe  devices  are  packed  in  vacuum.  After  unpacking,  the  user  should  install  them  within  24  hours.  If  storage  is  required,  it  is  recommended  to  store  them  in  a  nitrogen  cabinet.Open  the  lid  of  the  box,  and  always  ensure  that  the  bottom  of  the  box  is  level  during  the  opening  process.  Then  take  out  the  circuit  with  a  suction  pen,  or  manually  take  out  the  circuit  with  a  finger  cot.\n66BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nAppendix  4  Pin  Information  Table\n1.  BC7K325TABG900I/ BC7K325TABG900EI  pin  information\nBC  7  K  series  high-performance  industrial-grade  FPGA\n6712INIT_B_0\nIO_L1P_T0_12\nHR Y21\nAC2112\nHRVCCBATT_0\nIO_L4N_T0_12E100\nPROGRAM_B_0\n0\nM10\nAA21\nAA20HR\n12\nHRU150VCCADC_0\nF100\nCFGBVS_0\nAB10\n12IO_L1N_T0_12\nAB2012HR\nHRTable  1  BC7K325TABG900I/ BC7K325TABG900EI  pin  information  table\n0GNDADC_0\nIO_L5P_T0_12CCLK_0R14\nDONE_0\nAB50\n12IO_L2P_T0_12\nAB22\nHRPin  Description\nAB240DXP_0\nIO_L5N_T0_12T15\nG10TCK_0\n0\nAB20\nIO_L2N_T0_12\n12\nAB23\n12HR0\nHRVREFN_0\nIO_L6P_T0_12R15\nH100TMS_0\nM2_0\nHR\nAA2212\n12HRTerminal  number  I/O  type\nAC25IO_L6N_T0_VREF_12T14\n0TDO_0\nM0_0A10\nY200\nAA2312\n12HRU14bank\n0VREFP_0\nIO_L3P_T0_DQS_120TDI_0\nK10\nY23M1_0\n12\nHR\nHRConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  ConfigurationP150\nVP_0\nIO_L3N_T0_DQS_12\nIO_L7P_T1_12C100\nL10\nY2412IO_0_12\nHR\nAC2012P140DXN_0\nVN_0\nIO_L4P_T0_12B100\n0\nIO_L7N_T1_12Machine Translated by Google\nHR12\n12 AK20\n13HR\nAF2512\nIO_L11P_T1_SRCC_12\nW28Pin  Description\n12IO_L15P_T2_DQS_12HR\nHR\n12\nHRIO_L18N_T2_12\nAJ22AF22\nAK21AJ24\nHRIO_L8P_T1_12\n12\nIO_L11N_T1_SRCC_12Terminal  number  I/O  type\nIO_L22N_T3_12AD24\nAH2512\nIO_L1P_T0_13AF23\nAH22\n12IO_L19P_T3_12\nAJ23HR\nHR\nHR12AK2312IO_L8N_T1_12\nIO_L12P_T1_MRCC_12AC22\nIO_L23P_T3_12HR12\nIO_L15N_T2_DQS_12\n12\nIO_L1N_T0_13HR\n12IO_L19N_T3_VREF_12AG23\nHR\nHRIO_L22P_T3_12\n12 AE20HRIO_L12N_T1_MRCC_12HR\nHR\nIO_L23N_T3_12AF2012\nIO_L16P_T2_12\nIO_L2P_T0_13AD21\nHR\n12\nHRHR\nHR\n13bank\nAG20\nY25AK2512IO_L9P_T1_DQS_12\nHRIO_L13P_T2_MRCC_12\n12\nIO_L16N_T2_12HR\nIO_L2N_T0_13AD23\nHR12\n12IO_L20P_T3_12\n13AH20\nY26HR12\n12IO_L9N_T1_DQS_12\nIO_L24P_T3_12AD22\nAK24IO_L17P_T2_12AE21\nHR12\nIO_L20N_T3_12\n12HR\nAG24\nHRAE2512\nAA2612IO_L10P_T1_12\nIO_L24N_T3_12HR\nHR\nAF2112IO_L13N_T2_MRCC_12\nHR12\nIO_L21P_T3_DQS_12AE24\nHR\n12\nHR\n13AH21IO_L10N_T1_12\n12\nW27AC24\nIO_25_12AG2512IO_L14P_T2_SRCC_12\nIO_L17N_T2_12HR\nHR\nIO_L21N_T3_DQS_12HR\nAH24\nHR12\n13AJ21HR12 HR\nIO_0_13HR12\n12IO_L14N_T2_SRCC_12AE23\nAG22\nHRIO_L18P_T2_12\n68BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR13\n13\nIO_L13N_T2_MRCC_13\n13HR\nAD28\nAK2813IO_L17P_T2_13Pin  Description\n13IO_L3P_T0_DQS_13\nHR\nHR13\nAJ28IO_L6N_T0_VREF_13\nIO_L10P_T1_13Y30\nIO_L14P_T2_SRCC_13AB29\nHR\n13\nHR13Terminal  number  I/O  type\nIO_L17N_T2_13Y29\nAH29\nAH27IO_L21P_T3_DQS_13AB25\nAK3013IO_L7P_T1_13\nIO_L10N_T1_13HR\nHR\nAC2613AB27\nAG2713\n13Y28\nIO_L18P_T2_13HR\nHRIO_L3N_T0_DQS_13\n13\nIO_L21N_T3_DQS_13HR\n13IO_L7N_T1_13\nAA30\nAJ29\nHRIO_L11P_T1_SRCC_13\n13\nIO_L14N_T2_SRCC_13HR\n13HR\nHR\nIO_L18N_T2_13AE28bank\nIO_L4P_T0_13\nIO_L22P_T3_13AA27\nHR13\nHRHR\nHR13\nAD26IO_L11N_T1_SRCC_13\nIO_L15P_T2_DQS_13AB30\nHR13HR\n1313\nIO_L4N_T0_13\nHR\nIO_L22N_T3_13AC29\nAE3013\n13IO_L8P_T1_13\n13IO_L12P_T1_MRCC_13\nIO_L15N_T2_DQS_13HR\nHR\nAG2813\nIO_L19P_T3_13AA28\nAC27IO_L5P_T0_13\nAB28\nHR13\nIO_L8N_T1_13\n13HR\nAD29\nAG30AD27\nAJ27IO_L16P_T2_13\nHR13\nIO_L19N_T3_VREF_13HR\nHR\nAF2813\n13AF3013\nIO_L9P_T1_DQS_13AC30\nHR\n13\nHR13IO_L12N_T1_MRCC_13\n13\nAH26IO_L16N_T2_13W29\nIO_L20P_T3_13AG2913\n13IO_L5N_T0_13 HR\nHRIO_L9N_T1_DQS_13HR\nAE29\nAH3013\n13IO_L13P_T2_MRCC_13HR\nHRHR\nIO_L20N_T3_13HR\nHR13\n13AA25\nAK29\nHRIO_L6P_T0_13\n69BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR14\n14\nIO_L8N_T1_D12_14\n14HR\nU20\nU3014IO_L12P_T1_MRCC_14Pin  Description\n13IO_L23P_T3_13\nHR\nHR14\nT26IO_L1N_T0_D01_DIN_14\nIO_L5P_T0_D06_14R23\nIO_L9P_T1_DQS_14T22\nHR\n14\nHR14Terminal  number  I/O  type\nIO_L12N_T1_MRCC_14AK26\nP28\nV30IO_L16P_T2_CSI_B_14R25\nR2614IO_L2P_T0_D02_14\nIO_L5N_T0_D07_14HR\nHR\nT2514P29\nV2614\n14AF26\nIO_L13P_T2_MRCC_14HR\nHRIO_L23N_T3_13\n14\nIO_L16N_T2_A15_D31_14HR\n14IO_L2N_T0_D03_14\nR24\nT27\nHRIO_L6P_T0_FCS_B_14\n14\nIO_L9N_T1_DQS_D13_14HR\n14HR\nHR\nIO_L13N_T2_MRCC_14R30bank\nIO_L24P_T3_13\nIO_L17P_T2_A14_D30_14AE26\nHR14\nHRHR\nHR14\nU25IO_L6N_T0_D08_VREF_14\nIO_L10P_T1_D14_14T23\nHR14HR\n1413\nIO_L24N_T3_13\nHR\nIO_L17N_T2_A13_D29_14R20\nR2814\n14IO_L3P_T0_DQS_PUDC_B_14\n14IO_L7P_T1_D09_14\nIO_L10N_T1_D15_14HR\nHR\nV2714\nIO_L14P_T2_SRCC_14AF27\nR29IO_25_13\nR19\nHR14\nIO_L3N_T0_DQS_EMCCLK_14\n14HR\nT20\nU27U19\nU29IO_L11P_T1_SRCC_14\nHR14\nIO_L14N_T2_SRCC_14HR\nHR\nT3013\n14T2814\nIO_L4P_T0_D04_14R21\nHR\n14\nHR14IO_L7N_T1_D10_14\n14\nV29IO_L11N_T1_SRCC_14AJ26\nIO_L15P_T2_DQS_RDWR_B_14P2713\n14IO_0_14 HR\nHRIO_L4N_T0_D05_14HR\nT21\nU2814\n14IO_L8P_T1_D11_14HR\nHRHR\nIO_L15N_T2_DQS_DOUT_CSO_B_14HR\nHR13\n14P24\nP26\nHRIO_L1P_T0_D00_MOSI_14\n70BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR15\n15K30IO_L18N_T2_A11_D27_14\nHR\nJ2414\nIO_L22P_T3_A05_D21_14\nIO_L7P_T1_AD10P_15Pin  Description\n15IO_L1P_T0_AD0P_15HR\nHR\n15\nHRIO_L4N_T0_AD9N_15\nM20U24\nK26W19\nHRIO_L19P_T3_A10_D26_14\n14\nIO_L22N_T3_A04_D20_14Terminal  number  I/O  type\nIO_L7N_T1_AD10N_15V20\nK2414\nIO_L11P_T1_SRCC_AD12P_15U23\nHR\n15IO_L5P_T0_AD2P_15\nL20HR\nHRbank\n15L2214IO_L19N_T3_A09_D25_VREF_14\nIO_L23P_T3_A03_D19_14V25\nIO_L8P_T1_AD3P_15HR14\nIO_L1N_T0_AD0N_15\n15\nIO_L11N_T1_SRCC_AD12N_15HR\n15IO_L5N_T0_AD2N_15V24\nHR14\nJ29\n15J26HRIO_L23N_T3_A02_D18_14HR\nHR\nIO_L8N_T1_AD3N_15L2115\nIO_L2P_T0_AD8P_15\nIO_L12P_T1_MRCC_AD5P_15W23\nHR\n15\nHRHR\nHR\n1514\nH29\nL26M1914IO_L20P_T3_A08_D24_14\nHRIO_L24P_T3_A01_D17_14\n15\nIO_L2N_T0_AD8N_15HR\nIO_L12N_T1_MRCC_AD5N_15V21\nHR15\n15IO_L6P_T0_15\n15J27\nL27HR14\n14IO_L20N_T3_A07_D23_14\nIO_L9P_T1_DQS_AD11P_15W26\nL23\nIO_L3P_T0_DQS_AD1P_15W24\nHR15\nIO_L6N_T0_VREF_15\n15HR\nW21\nHRJ2314\nL2514IO_L21P_T3_DQS_14\nIO_L9N_T1_DQS_AD11N_15HR\nHR\nK2115IO_L24N_T3_A00_D16_14\nHR15J21V22\nHR\n15\nHR\n15J28IO_L21N_T3_DQS_A06_D22_14\n14\nK25V19\nIO_L10P_T1_AD4P_15K2315IO_25_14\nIO_L3N_T0_DQS_AD1N_15HR\nHR\nJ22HR\nW22\nHR15IO_L18P_T2_A12_D28_14\nL30HR14HR\nIO_L10N_T1_AD4N_15HR14\n15IO_0_15U22\nHR\nHRIO_L4P_T0_AD9P_15\n71BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR15\n15\nIO_L23N_T3_FWE_B_15\n16HR\nN24\nE2616IO_L2P_T0_16Pin  Description\n15IO_L13P_T2_MRCC_15\nHR\nHR15\nE23IO_L16N_T2_A27_15\nIO_L20P_T3_A20_15N25\nIO_L24P_T3_RS1_15N21\nHR\n16\nHR16Terminal  number  I/O  type\nIO_L2N_T0_16L28\nM25\nA27IO_L6P_T0_16M27\nF2315IO_L17P_T2_A26_15\nIO_L20N_T3_A19_15HR\nHR\nE2415P21\nG2316\n16K28\nIO_L3P_T0_DQS_16HR\nHRIO_L13N_T2_MRCC_15\n15\nIO_L6N_T0_VREF_16HR\n15IO_L17N_T2_A25_15\nN26\nD23\nHRIO_L21P_T3_DQS_15\n15\nIO_L24N_T3_RS0_15HR\n16HR\nHR\nIO_L3N_T0_DQS_16M22bank\nIO_L14P_T2_SRCC_15\nIO_L7P_T1_16M29\nHR15\nHRHR\nHR15\nD24IO_L21N_T3_DQS_A18_15\nIO_25_15N22\nHR16HR\n1615\nIO_L14N_T2_SRCC_15\nHR\nIO_L7N_T1_16N29\nB2315\n15IO_L18P_T2_A24_15\n15IO_L22P_T3_A17_15\nIO_0_16HR\nHR\nG2416\nIO_L4P_T0_16K29\nP22IO_L15P_T2_DQS_15\nM30\nHR15\nIO_L18N_T2_A23_15\n15HR\nN19\nF25P23\nF26IO_L1P_T0_16\nHR16\nIO_L4N_T0_16HR\nHR\nM2315\n16A2315\nIO_L19P_T3_A22_15N30\nHR\n15\nHR15IO_L22N_T3_A16_15\n16\nB27IO_L1N_T0_16M28\nIO_L5P_T0_16M2415\n16IO_L15N_T2_DQS_ADV_B_15 HR\nHRIO_L19N_T3_A21_VREF_15HR\nN20\nE2515\n15IO_L23P_T3_FOE_B_15HR\nHRHR\nIO_L5N_T0_16HR\nHR15\n16N27\nP19\nHRIO_L16P_T2_A28_15\n72BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR16\n16\nIO_L18N_T2_16\n16HR\nC30\nG1916IO_L22P_T3_16Pin  Description\n16IO_L8P_T1_16\nHR\nHR16\nG29IO_L11N_T1_SRCC_16\nIO_L15P_T2_DQS_16D27\nIO_L19P_T3_16C29\nHR\n16\nHR16Terminal  number  I/O  type\nIO_L22N_T3_16A28\nE30\nG20IO_L1P_T0_17C26\nF2816IO_L12P_T1_MRCC_16\nIO_L15N_T2_DQS_16HR\nHR\nH3016B30\nK1816\n16C24\nIO_L23P_T3_16HR\nHRIO_L8N_T1_16\n16\nIO_L1N_T0_17HR\n16IO_L12N_T1_MRCC_16\nC27\nF30\nHRIO_L16P_T2_16\n16\nIO_L19N_T3_VREF_16HR\n17HR\nHR\nIO_L23N_T3_16H24bank\nIO_L9P_T1_DQS_16\nIO_L2P_T0_17A25\nHR16\nHRHR\nHR16\nG30IO_L16N_T2_16\nIO_L20P_T3_16B29\nHR16HR\n1716\nIO_L9N_T1_DQS_16\nHR\nIO_L2N_T0_17C25\nG2716\n16IO_L13P_T2_MRCC_16\n16IO_L17P_T2_16\nIO_L20N_T3_16HR\nHR\nJ1816\nIO_L24P_T3_16B24\nA30IO_L10P_T1_16\nA26\nHR16\nIO_L13N_T2_MRCC_16\n16HR\nE28\nH26D29\nG25IO_L21P_T3_DQS_16\nHR16\nIO_L24N_T3_16HR\nHR\nH2516\n17F2716\nIO_L14P_T2_SRCC_16B25\nHR\n16\nHR16IO_L17N_T2_16\n16\nH20IO_L21N_T3_DQS_16B28\nIO_25_16E2916\n17IO_L10N_T1_16 HR\nHRIO_L14N_T2_SRCC_16HR\nD28\nH2716\n16IO_L18P_T2_16HR\nHRHR\nIO_0_17HR\nHR16\n17D26\nG28\nHRIO_L11P_T1_SRCC_16\n73BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR17\n17\nIO_L13N_T2_MRCC_17\n17HR\nE21\nA1717IO_L17P_T2_17Pin  Description\n17IO_L3P_T0_DQS_17\nHR\nHR17\nC17IO_L6N_T0_VREF_17\nIO_L10P_T1_17D21\nIO_L14P_T2_SRCC_17D22\nHR\n17\nHR17Terminal  number  I/O  type\nIO_L17N_T2_17H19\nD18\nA18IO_L21P_T3_DQS_17K20\nC1617IO_L7P_T1_17\nIO_L10N_T1_17HR\nHR\nC2017F20\nA2017\n17J17\nIO_L18P_T2_17HR\nHRIO_L3N_T0_DQS_17\n17\nIO_L21N_T3_DQS_17HR\n17IO_L7N_T1_17\nC21\nB17\nHRIO_L11P_T1_SRCC_17\n17\nIO_L14N_T2_SRCC_17HR\n17HR\nHR\nIO_L18N_T2_17E19bank\nIO_L4P_T0_17\nIO_L22P_T3_17L17\nHR17\nHRHR\nHR17\nB20IO_L11N_T1_SRCC_17\nIO_L15P_T2_DQS_17C22\nHR17HR\n1717\nIO_L4N_T0_17\nHR\nIO_L22N_T3_17H21\nG1817\n17IO_L8P_T1_17\n17IO_L12P_T1_MRCC_17\nIO_L15N_T2_DQS_17HR\nHR\nA2117\nIO_L19P_T3_17H17\nE20IO_L5P_T0_17\nL18\nHR17\nIO_L8N_T1_17\n17HR\nG22\nG17F21\nA16IO_L16P_T2_17\nHR17\nIO_L19N_T3_VREF_17HR\nHR\nD1917\n17F1817\nIO_L9P_T1_DQS_17H22\nHR\n17\nHR17IO_L12N_T1_MRCC_17\n17\nB18IO_L16N_T2_17J19\nIO_L20P_T3_17D1717\n17IO_L5N_T0_17 HR\nHRIO_L9N_T1_DQS_17HR\nF22\nF1717\n17IO_L13P_T2_MRCC_17HR\nHRHR\nIO_L20N_T3_17HR\nHR17\n17K19\nD16\nHRIO_L6P_T0_17\n74BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR18\n18\nIO_L8N_T1_18\n18HR\nK11\nB1218IO_L12P_T1_MRCC_18Pin  Description\n17IO_L23P_T3_17\nHR\nHR18\nG13IO_L1N_T0_18\nIO_L5P_T0_18L12\nIO_L9P_T1_DQS_18K14\nHR\n18\nHR18Terminal  number  I/O  type\nIO_L12N_T1_MRCC_18B19\nJ12\nA12IO_L16P_T2_18K16\nH1218IO_L2P_T0_18\nIO_L5N_T0_18HR\nHR\nF1218H15\nF1118\n18B22\nIO_L13P_T2_MRCC_18HR\nHRIO_L23N_T3_17\n18\nIO_L16N_T2_18HR\n18IO_L2N_T0_18\nL13\nF13\nHRIO_L6P_T0_18\n18\nIO_L9N_T1_DQS_18HR\n18HR\nHR\nIO_L13N_T2_MRCC_18J16bank\nIO_L24P_T3_17\nIO_L17P_T2_18E18\nHR18\nHRHR\nHR18\nE13IO_L6N_T0_VREF_18\nIO_L10P_T1_18J14\nHR18HR\n1817\nIO_L24N_T3_17\nHR\nIO_L17N_T2_18L15\nH1418\n18IO_L3P_T0_DQS_18\n18IO_L7P_T1_18\nIO_L10N_T1_18HR\nHR\nE1118\nIO_L14P_T2_SRCC_18A22\nG15IO_25_17\nG12\nHR18\nIO_L3N_T0_DQS_18\n18HR\nK13\nD12L11\nC12IO_L11P_T1_SRCC_18\nHR18\nIO_L14N_T2_SRCC_18HR\nHR\nH1617\n18G1418\nIO_L4P_T0_18K15\nHR\n18\nHR18IO_L7N_T1_18\n18\nA11IO_L11N_T1_SRCC_18C19\nIO_L15P_T2_DQS_18J1117\n18IO_0_18 HR\nHRIO_L4N_T0_18HR\nJ13\nD1318\n18IO_L8P_T1_18HR\nHRHR\nIO_L15N_T2_DQS_18HR\nHR17\n18L16\nH11\nHRIO_L1P_T0_18\n75BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP18\n32\nIO_L3N_T0_DQS_32\n32HR\nAK15\nAE1932IO_L7P_T1_32Pin  Description\n18IO_L18P_T2_18\nHR\nHP18\nAJ19IO_L21N_T3_DQS_18\nIO_25_18C15\nIO_L4P_T0_32F16\nHP\n32\nHP32Terminal  number  I/O  type\nIO_L7N_T1_32E16\nAJ16\nAG17IO_L11P_T1_SRCC_32C14\nAJ1718IO_L22P_T3_18\nIO_0_VRN_32HR\nHP\nAJ1832AG15\nAF1832\n32D11\nIO_L8P_T1_32HP\nHPIO_L18N_T2_18\n18\nIO_L11N_T1_SRCC_32HR\n18IO_L22N_T3_18\nB15\nAK19\nHPIO_L1P_T0_32\n32\nIO_L4N_T0_32HR\n32HR\nHP\nIO_L8N_T1_32AF15bank\nIO_L19P_T3_18\nIO_L12P_T1_MRCC_32E14\nHR18\nHPHR\nHP32\nAK18IO_L1N_T0_32\nIO_L5P_T0_32Y14\nHP32HP\n3218\nIO_L19N_T3_VREF_18\nHR\nIO_L12N_T1_MRCC_32B13\nAE1618\n18IO_L23P_T3_18\n32IO_L2P_T0_32\nIO_L5N_T0_32HP\nHP\nAG1832\nIO_L9P_T1_DQS_32C11\nAH15IO_L20P_T3_18\nE15\nHP18\nIO_L23N_T3_18\n32HR\nB14\nAG19AK16\nAD19IO_L6P_T0_32\nHP32\nIO_L9N_T1_DQS_32HR\nHP\nAG1418\n32AF1618\nIO_L24P_T3_18A13\nHR\n32\nHP32IO_L2N_T0_32\n32\nAF17IO_L6N_T0_VREF_32F15\nIO_L10P_T1_32AH1618\n32IO_L20N_T3_18 HR\nHPIO_L24N_T3_18HR\nA15\nAH1932\n32IO_L3P_T0_DQS_32HP\nHPHR\nIO_L10N_T1_32HP\nHP18\n32D14\nAH17\nHPIO_L21P_T3_DQS_18\n76BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP32\n32\nIO_L23N_T3_32\n33HP\nAC15\nAA1033IO_L2P_T0_33Pin  Description\n32IO_L13P_T2_MRCC_32\nHP\nHP32\nAA8IO_L16N_T2_32\nIO_L20P_T3_32AB17\nIO_L24P_T3_32AA15\nHP\n33\nHP33Terminal  number  I/O  type\nIO_L2N_T0_33AD16\nAA16\nAC10IO_L6P_T0_33AB18\nY1332IO_L17P_T2_32\nIO_L20N_T3_32HP\nHP\nY1132AC14\nAA1333\n33AD18\nIO_L3P_T0_DQS_33HP\nHPIO_L13N_T2_MRCC_32\n32\nIO_L6N_T0_VREF_33HP\n32IO_L17N_T2_32\nAC17\nAB8\nHPIO_L21P_T3_DQS_32\n32\nIO_L24N_T3_32HP\n33HP\nHP\nIO_L3N_T0_DQS_33Y16bank\nIO_L14P_T2_SRCC_32\nIO_L7P_T1_33Y19\nHP32\nHPHP\nHP32\nY10IO_L21N_T3_DQS_32\nIO_25_VRP_32AB15\nHP33HP\n3332\nIO_L14N_T2_SRCC_32\nHP\nIO_L7N_T1_33AB19\nAA1232\n32IO_L18P_T2_32\n32IO_L22P_T3_32\nIO_0_VRN_33HP\nHP\nAB1333\nIO_L4P_T0_33AE18\nAD14IO_L15P_T2_DQS_32\nY18\nHP32\nIO_L18N_T2_32\n32HP\nAE15\nAB9AC16\nAA11IO_L1P_T0_33\nHP33\nIO_L4N_T0_33HP\nHP\nY1532\n33AB1232\nIO_L19P_T3_32AC19\nHP\n32\nHP32IO_L22N_T3_32\n33\nAB10IO_L1N_T0_33AD17\nIO_L5P_T0_33AA1732\n33IO_L15N_T2_DQS_32 HP\nHPIO_L19N_T3_VREF_32HP\nAE14\nAC932\n32IO_L23P_T3_32HP\nHPHP\nIO_L5N_T0_33HP\nHP32\n33AA18\nAB14\nHPIO_L16P_T2_32\n77BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP33\n33\nIO_L18N_T2_33\n33HP\nAH9\nAC633IO_L22P_T3_33Pin  Description\n33IO_L8P_T1_33\nHP\nHP33\nAJ13IO_L11N_T1_SRCC_33\nIO_L15P_T2_DQS_33AG10\nIO_L19P_T3_33AJ9\nHP\n33\nHP33Terminal  number  I/O  type\nIO_L22N_T3_33AC11\nAJ11\nAC1IO_L1P_T0_34AF11\nAK1333IO_L12P_T1_MRCC_33\nIO_L15N_T2_DQS_33HP\nHP\nAG1333AK11\nAD433\n33AD8\nIO_L23P_T3_33HP\nHPIO_L8N_T1_33\n33\nIO_L1N_T0_34HP\n33IO_L12N_T1_MRCC_33\nAH10\nAJ12\nHPIO_L16P_T2_33\n33\nIO_L19N_T3_VREF_33HP\n34HP\nHP\nIO_L23N_T3_33AE13bank\nIO_L9P_T1_DQS_33\nIO_L2P_T0_34AD9\nHP33\nHPHP\nHP33\nAH12IO_L16N_T2_33\nIO_L20P_T3_33AK9\nHP33HP\n3433\nIO_L9N_T1_DQS_33\nHP\nIO_L2N_T0_34AD12\nAH1433\n33IO_L13P_T2_MRCC_33\n33IO_L17P_T2_33\nIO_L20N_T3_33HP\nHP\nAD333\nIO_L24P_T3_33AE8\nAK10IO_L10P_T1_33\nAE9\nHP33\nIO_L13N_T2_MRCC_33\n33HP\nAE10\nAF12AG9\nAD13IO_L21P_T3_DQS_33\nHP33\nIO_L24N_T3_33HP\nHP\nAF1333\n34AJ1433\nIO_L14P_T2_SRCC_33AD11\nHP\n33\nHP33IO_L17N_T2_33\n33\nAC2IO_L21N_T3_DQS_33AC12\nIO_25_VRP_33AH1133\n34IO_L10N_T1_33 HP\nHPIO_L14N_T2_SRCC_33HP\nAF10\nAG1233\n33IO_L18P_T2_33HP\nHPHP\nIO_0_VRN_34HP\nHP33\n34AE11\nAK14\nHPIO_L11P_T1_SRCC_33\n78BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP34\n34\nIO_L13N_T2_MRCC_34\n34HP\nAF5\nAG734IO_L17P_T2_34Pin  Description\n34IO_L3P_T0_DQS_34\nHP\nHP34\nAJ1IO_L6N_T0_VREF_34\nIO_L10P_T1_34AE1\nIO_L14P_T2_SRCC_34AE4\nHP\n34\nHP34Terminal  number  I/O  type\nIO_L17N_T2_34AC4\nAJ4\nAK6IO_L21P_T3_DQS_34AD7\nAH134IO_L7P_T1_34\nIO_L10N_T1_34HP\nHP\nAF834AF6\nAH734\n34AD2\nIO_L18P_T2_34HP\nHPIO_L3N_T0_DQS_34\n34\nIO_L21N_T3_DQS_34HP\n34IO_L7N_T1_34\nAF1\nAK1\nHPIO_L11P_T1_SRCC_34\n34\nIO_L14N_T2_SRCC_34HP\n34HP\nHP\nIO_L18N_T2_34AH6bank\nIO_L4P_T0_34\nIO_L22P_T3_34AD6\nHP34\nHPHP\nHP34\nAG8IO_L11N_T1_SRCC_34\nIO_L15P_T2_DQS_34AE3\nHP34HP\n3434\nIO_L4N_T0_34\nHP\nIO_L22N_T3_34AF3\nAH234\n34IO_L8P_T1_34\n34IO_L12P_T1_MRCC_34\nIO_L15N_T2_DQS_34HP\nHP\nAJ734\nIO_L19P_T3_34AD1\nAG5IO_L5P_T0_34\nAE6\nHP34\nIO_L8N_T1_34\n34HP\nAG4\nAJ3AE5\nAF7IO_L16P_T2_34\nHP34\nIO_L19N_T3_VREF_34HP\nHP\nAH534\n34AJ234\nIO_L9P_T1_DQS_34AF2\nHP\n34\nHP34IO_L12N_T1_MRCC_34\n34\nAJ6IO_L16N_T2_34AC5\nIO_L20P_T3_34AH434\n34IO_L5N_T0_34 HP\nHPIO_L9N_T1_DQS_34HP\nAG3\nAK334\n34IO_L13P_T2_MRCC_34HP\nHPHP\nIO_L20N_T3_34HP\nHP34\n34AC7\nAG2\nHPIO_L6P_T0_34\n79BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nGTX115\n115\nMGTXTXN1_115\n115GTX\nU7\nP5116MGTXRXP3_116Pin  Description\n34IO_L23P_T3_34\nGTX\nGTX115\nM6MGTXTXN3_115\nMGTAVTTRCAL_115W4\nMGTXRXN1_115W7\nGTX\n115\nGTX116Terminal  number  I/O  type\nMGTXTXN3_116AK4\nV1\nN4MGTREFCLK0N_116T1\nY1115MGTXRXN3_115\nMGTREFCLK0N_115GTX\nGTX\nP6115U8\nL7116\n116AJ8\nMGTXRXN3_116GTX\nGTXIO_L23N_T3_34\n115\nMGTREFCLK1N_116HP\n115MGTXTXP2_115\nU3\nL3\nGTXMGTRREF_115\n115\nMGTXTXP0_115GTX\n116HP\nGTX\nMGTXTXP2_116Y5bank\nIO_L24P_T3_34\nMGTREFCLK1P_116AB7\nGTX115\nGTXGTX\nGTX115\nM1MGTREFCLK1N_115\nMGTXRXP0_115R7\nGTX116GTX\n11634\nIO_L24N_T3_34\nHP\nMGTXTXP1_116V5\nAA3115\n115MGTXRXP2_115\n115MGTREFCLK1P_115\nMGTXTXN0_115GTX\nGTX\nN7116\nMGTXRXP2_116AK8\nV2IO_25_VRP_34\nT2\nGTX115\nMGTXTXN2_115\n115GTX\nR8\nM5W8\nL8MGTXRXN0_115\nGTX116\nMGTXTXN2_116HP\nGTX\nY234\n116L4115\nMGTREFCLK0P_115U4\nGTX\n115\nGTX115MGTXTXP1_115\n116\nN8MGTXTXP3_116AK5\nMGTREFCLK0P_116Y634\n116MGTXTXP3_115 GTX\nGTXMGTXRXN2_115GTX\nW3\nM2115\n115MGTXRXP1_115GTX\nGTXHP\nMGTXRXN2_116GTX\nGTX34\n116V6\nAA4\nGTXMGTXRXP3_115\n80BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nGTX117\n117\nMGTXTXN1_117\n117GTX\nJ7\nB5118MGTXRXP3_118Pin  Description\n116MGTXRXP1_116\nGTX\nGTX117\nA8MGTXTXP3_117\nMGTREFCLK0P_117F5\nMGTXRXN1_117G8\nGTX\n117\nGTX118Terminal  number  I/O  type\nMGTXTXN3_118P2\nJ3\nC4MGTREFCLK0N_118F2\nK1117MGTXRXP3_117\nMGTXRXN2_117GTX\nGTX\nB6117J8\nC7118\n118R4\nMGTXRXN3_118GTX\nGTXMGTXTXN1_116\n116\nMGTREFCLK1N_118GTX\n117MGTXTXN3_117\nH2\nA3\nGTXMGTREFCLK0N_117\n117\nMGTXTXP0_117GTX\n118GTX\nGTX\nMGTXTXP2_118H5bank\nMGTXRXN1_116\nMGTREFCLK1P_118T6\nGTX116\nGTXGTX\nGTX117\nB1MGTREFCLK1N_117\nMGTXRXP0_117G3\nGTX118GTX\n118116\nMGTXTXP0_116\nGTX\nMGTXTXP1_118F6\nGTX117\n117MGTXRXN3_117\n117MGTREFCLK1P_117\nMGTXTXN0_117GTX\nGTX\nE7118\nMGTXRXP2_118N3\nJ4MGTXRXP0_116\nP1\nK5117\nMGTXTXP2_117\n117GTX\nG4\nA7G7\nC8MGTXRXN0_117\nGTX118\nMGTXTXN2_118GTX\nGTX\nK2116\n118A4117\nMGTXRXP2_117F1\nGTX\n117\nGTX117MGTXTXP1_117\n118\nE8MGTXTXP3_118R3\nMGTREFCLK0P_118H6116\n118MGTXTXN0_116 GTX\nGTXMGTXTXN2_117GTX\nH1\nB2117\n117MGTXRXP1_117GTX\nGTXGTX\nMGTXRXN2_118GTX\nGTX116\n118T5\nK6\nGTXMGTXRXN0_116\n81BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNANA\nNA\nMGTA  VTT\nNANA\nNA\nR16NAMGTA  VTTPin  Description\n118MGTXRXP1_118\nGTX\nNANA\nP3MGTA  VCC\nMGTVCCAUXH7\nMGTA  VTTT7\nC5\nNA\nNANATerminal  number  I/O  type\nMGTA  VTTD2\nG5\nA14VCCBRAMNA\nL5NAMGTA  VCC\nMGTVCCAUXNA\nNA\nV3NAD3\nU16NA\nNAD6\nMGTA  VTTNA\nNAMGTXTXN1_118\n118\nVCCBRAMGTX\nNAMGTA  VCC\nK7\nR5\nNAMGTA  VTT\nNA\nMGTA  VTTNA\nNAGTX\nNA\nMGTA  VTTH3bank\nMGTXRXN1_118\nGNDE4\nB7118\nNANA\nNANA\nW5MGTA  VTT\nMGTA  VTTV7\nNANANA\nNA118\nMGTXTXP0_118\nGTX\nGNDNA\nM3NA\nNAMGTA  VCC\nNAMGTA  VTT\nMGTA  VTTNA\nNA\nNANA\nMGTA  VTTC3\nE5MGTXRXP0_118\nD1\nNANA\nMGTA  VCC\nNAD7\nM7\nT3B3\nN16MGTA  VTT\nW16NA\nMGTA  VTTGTX\nNA\nJ5118\nNANANA\nMGTA  VCCF7\nNA\nNA\nNANAMGTA  VTT\nNA\nA1MGTA  VTTD5\nVCCBRAMF3118\nNAMGTXTXN0_118 GTX\nNAMGTA  VCCNA\nP7\nU5NA\nNAMGTA  VTTNA\nNAGTX\nVCCBRAMNA\nNA118\nNAE3\nK3\nN5MGTXRXN0_118\n82BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nAH3GND\nGNDAB4\nNANAPin  Description\nNANA\nGNDNA\nAF29AA24\nNA\nNA\nGND\nNA\nGND\nGNDNANAbank\nGND\nNAGNDA24\nAD15\nAJ30GNDAA1\nNANA\nNA\nGNDNA\nAB11\nAG6\nGNDAC18\nNANA\nGND\nNANA\nNANA\nAE2\nAK17GND\nAF9NA\nGNDAA5\nNA\nNA\nNANA\nGNDNA\nGND\nGNDNAA5\nAD25NA\nAK27GND\nGND\nNANA\nGNDNA\nAH13AB21\nNA\nNA\nGNDNA\nNANA NA\nNANA\nGND\nAK7GNDAA14\nAE22\nNANA\nNANA\nNA\nGNDNA\nAC28\nNA\nNAGND\nGNDNA\nGNDNA\nNANA\nAG16GND\nGNDAA6\nGNDAB3\nNANA\nNA\nNAGNDTerminal  number  I/O  type\nA6\nAD5NA\nAA2\nAF19NA\nGND\nGND\nNANA\nAH23NA\nNAAC8\nNAGND\nAJ10A2\nNANA\nNA\nGNDNA\nNA\nGND\nGNDAA7\nAG26\nNANA\nGNDNAGND\nAJ20NA\nNA\nAE12NA\nGNDA9\nNA\nNA\n83BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nH13GND\nGNDD9\nH8NAPin  Description\nNANA\nGNDNA\nF9NANA\nNA\nGND\nNA\nGND\nGNDNANA\nNAGND\nNAGNDB21\nE22\nNAGNDC1\nNANA\nNA\nGNDC28\nD25\nG26\nGNDE1\nH23\nH9GND\nNANA\nNANA\nF29\nNAGND\nG1NA\nGNDC6\nNA\nNA\nNANA\nGND\nJ1GND\nGNDNAB4\nE6NA\nNAGND\nGND\nNANA\nGNDNA\nG6D4\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDC18\nF4\nNANA\nNANA\nNA\nGNDNA\nNA\nH4NAGND\nGNDNA\nGNDNA\nNANA\nG16GND\nGNDC9\nGNDD8\nNAE12\nNANAGNDTerminal  number  I/O  type\nB8\nE9\nJ10NA\nF8NA\nGND\nGND\nNANA\nG9NA\nNAE2\nNAGND\nNAB11\nNA\nNANA\nGNDNA\nNA\nGND\nGNDD15\nG2\nNANA\nGNDNAGND\nNANA\nNA\nF19bank\nGNDB9\nC2NA\n84BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNANA\nNA\nM4\nNA\nGND\nGNDNA\nNAN17Pin  Description\nNA\nNAGNDNA\nNA\nNAK4\nL6\nGND\nM8\nGND\nGNDNA\nNA\nNAGND\nN2GNDJ20\nNA\nP18GNDNA\nNAK8\nL9\nGNDNA\nNANA\nGNDNANA\nNAGND\nN28NA\nNA\nNANA\nP25GND\nNAK9\nGNDNA\nNAM12\nNA\nM9\nGND\nNAGND\nGNDN6J30\nNA\nNAP4GND\nGNDNA\nNA\nGNDNA\nNA\nNAM14\nN1\nGNDNANANA\nNA\nNAJ6\nGND\nP8GNDNANA\nNAL1\nNAM16\nN11\nGNDNA\nNANA\nN9GND\nGNDJ9\nGNDNANA\nL14\nNA\nGND\nGNDNA\nGNDNA\nN13\nNANA\nP10GNDTerminal  number  I/O  type\nNA\nNANANANA\nL2\nGND\nGNDNA\nNA\nNAM18\nNA\nNAN15GND\nP12J2bank\nNAK17\nGNDNA\nL24\nGND\nGNDNANA\nNAM21\nGNDNAGND\nP16NA\nNANA\nNAGNDNA\nNAK27\n85BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nV9GND\nGNDT4\nNANAPin  Description\nNANA\nGNDNA\nV12NANA\nNA\nGND\nNA\nGND\nGNDNANA\nNAGND\nNAGNDR1\nU13\nNAGNDR2\nNANA\nNA\nGNDR9\nT18\nV23\nGNDT8\nW1\nW15GND\nNANA\nNANA\nU6\nNAGND\nV14NA\nGNDT10\nNA\nNA\nNANA\nGND\nW17GND\nGNDNAR11\nU17NA\nNAGND\nGND\nNANA\nGNDNA\nV4T19\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDR22\nU9\nNANA\nNANA\nNA\nGNDNA\nNA\nW11NAGND\nGNDNA\nGNDNA\nNANA\nV16GND\nGNDT12\nGNDT29\nNAU1\nNANAGNDTerminal  number  I/O  type\nR13\nU2\nW2NA\nV10NA\nGND\nGND\nNANA\nV8NA\nW13U11\nNAGND\nNAP9\nNA\nNANA\nGNDNA\nNA\nGND\nGNDT16\nV18\nNANA\nGNDNAGND\nNANA\nNA\nU26bank\nGNDR17\nR6NA\n86BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNANA\nNANA\nW14VCCINT\nVCCAUXNA\nNANAPin  Description\nNANA\nVCCINTNA\nU18Y9\nNA\nNA\nVCCINT\nNA\nVCCINTTerminal  number  I/O  type\nNAN14\nAA19GND\nNAGNDW9\nR10\nVCCAUX_IO_G0VCCINTNA\nNANA\nNA\nVCCINTNA\nM17\nT13W20\nN18\nW12\nNAGND\nNANA\nNANA\nT17\nVCCAUX_IO_G0GND\nV17NA\nVCCINTM11\nNA\nNA\nNANA\nVCCINTbank\nGNDNA\nNAY17\nR12NA\nVCCAUX_IO_G0GND\nVCCINT\nNAY4\nVCCINTNA\nV13N10\nNA\nNA\nVCCAUXNA\nNANANA\nNANA\nGND\nVCCO_32VCCINTNA\nU10\nNANA\nNANA\nNA\nVCCAUXNA\nP11\nNANAGNDW30\nNA\nVCCINTY7\nNANA\nW18VCCINT\nVCCINTM13\nVCCAUXN12\nNANA\nV11 NAGNDNA\nY27\nR18NA\nY8\nU12NA\nVCCINT\nVCCINT\nNANA\nV15NA\nW10P17\nNAGND\nNAW6\nNANA\nNA\nVCCINTNA\nNA\nVCCINT\nVCCINTM15\nP13\nNANA\nVCCAUXNAGND\n32NA\nNA\nT11NA\nVCCINTY3\nNA\nNA\n87BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA33\n12\nVCCO_12\n13NA\nAK2\nW2514VCCO_13Pin  Description\n32VCCO_32\nNA\nNA34\nAH28VCCO_33\nVCCO_34Y12\nVCCO_12AG1\nNA\n13\nNA14Terminal  number  I/O  type\nVCCO_13AH18\nAG21\nM26VCCO_15AD10\nAB2634VCCO_33\nVCCO_34NA\nNA\nT2412AC23\nNA13\n14AB16\nVCCO_14NA\nNAVCCO_32\n33\nVCCO_15NA\n34VCCO_33\nAC3\nAJ25\nNAVCCO_34\n12\nVCCO_12NA\n14NA\nNA\nVCCO_14AK22bank\nVCCO_32\nVCCO_15AJ15\nNA33\nNANA\nNA12\nU21VCCO_34\nVCCO_13AH8\nJ2513NA\n1532\nVCCO_32\nNA\nVCCO_15AG11\nAD3033\n34VCCO_33\n12VCCO_12\nVCCO_13NA\nNA\nNA13\nVCCO_14AE17\nAD20VCCO_32\nAA9\nNA33\nVCCO_34\n34NA\nAE7\nP30AJ5\nV28VCCO_13\nK2214\nVCCO_14NA\nNA\nY2232\n15AE2733\nVCCO_34AK12\nNA\n34\nNA12VCCO_12\n14\nL29VCCO_13AF14\nVCCO_14AF2432\n15VCCO_33 NA\nNAVCCO_34NA\nAF4\nR2734\n13VCCO_12NA\nNANA\nVCCO_14NA\nNA32\n15AC13\nAA29\nNAVCCO_33\n88BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA H18D30\nD1016\n0VCCO_18\nVCCO_0H28Terminal  number  I/O  type\nE17B26\nK1217\nC13NAVCCO_1615\n18VCCO_16\nVCCO_18NA\nNANA16\nT917VCCO_17\nNA17VCCO_16\nNANA\nNANA16\n18VCCO_17\nVCCO_0Pin  Description\nVCCO_17NA15\nNA16\n18VCCO_15\nVCCO_18P20\nG11B16NANA\nNAG21\nAB617VCCO_16C23\nNAF2416\n18NANA\nVCCO_17\nNA17\n18VCCO_16\nVCCO_17E27bank\nL1916VCCO_15\nVCCO_18 F1416\n0VCCO_18A19N23\nNANA 17VCCO_16\nVCCO_17NA VCCO_16\nVCCO_18D20A29\nJ1517\n18VCCO_17\nNA\n89BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGA2.  BC7K325TABG676I/ BC7K325TABG676EI  pin  information\n90W260\n0\nIO_L4P_T0_1212R6\nCONFIG\nHR12\nIO_L7N_T1_120\nVN_0N12\nU240\nHRINIT_B_0\nIO_0_12CONFIG\nIO_L4N_T0_12CONFIG\nJ7\n12\nAB2512Table  2  BC7K325TABG676I/ BC7K325TABG676EI  pin  information  table\nIO_L8P_T1_12CONFIG\nCONFIGGNDADC_0\nCONFIG\nHR0\nPROGRAM_B_0\nIO_L1P_T0_12L8\nU26\nHR0CONFIG\nHR12\n12Terminal  number  I/O  type\nU21bank\nVCCBATT_00R12\n0\nCFGBVS_0CONFIG\nHR\nV21IO_L1N_T0_1212\nIO_L5P_T0_12G7\n12R11\nP5\nHR0\nCCLK_0CONFIG\nP11 0\nU25N8\nV2612\nHRIO_L2P_T0_12\nIO_L5N_T0_12CONFIG\nW2312U22DXP_00\nTCK_0N11\nCONFIG\nHR0\n0\nDONE_0\n12\nIO_L2N_T0_12\nIO_L6P_T0_12P6\nW21\nHR12CONFIG\nCONFIGTMS_0CONFIG\nV230\nM2_00E8\nCONFIG\nHRCONFIG\nHR IO_L6N_T0_VREF_12Pin  Description\n12M12\nT5\nHR0\nVREFN_0\nHR0\nM0_0CONFIG\nCONFIG\n0\nW2512\nIO_L3P_T0_DQS_12\n12DXN_0\nIO_L7P_T1_12CONFIG\nCONFIG0\nVREFP_0\nTDO_0P12\nV22M1_0C8\nR7\nHR0\n12\nIO_L3N_T0_DQS_12P7\nAA25M11\nT2VCCADC_0\n0\nVP_0CONFIG\nHR\nV24TDI_0Machine Translated by Google\nHR12\n12\nIO_L19P_T3_12\n12HR\nAB22\nK2512IO_L22N_T3_12Pin  Description\n12IO_L8N_T1_12\nHR\nHR12\nAF23IO_L12P_T1_MRCC_12\nIO_L15N_T2_DQS_12AA22\nIO_L19N_T3_VREF_12Y21\nHR\n12\nHR12Terminal  number  I/O  type\nIO_L23P_T3_12Y25\nAD21\nM25IO_L1N_T0_13Y23\nAD2612IO_L12N_T1_MRCC_12\nIO_L16P_T2_12HR\nHR\nAF2212AC22\nK2612\n13W24\nIO_L23N_T3_12HR\nHRIO_L9P_T1_DQS_12\n12\nIO_L2P_T0_13HR\n12IO_L13P_T2_MRCC_12\nAC23\nAD25\nHRIO_L16N_T2_12\n12\nIO_L20P_T3_12HR\n13HR\nHR\nIO_L24P_T3_12AE21bank\nIO_L9N_T1_DQS_12\nIO_L2N_T0_13Y26\nHR12\nHRHR\nHR12\nY20IO_L17P_T2_12\nIO_L20N_T3_12AD23\nHR12HR\n1312\nIO_L10P_T1_12\nHR\nIO_L3P_T0_DQS_13AA24\nAE2612\n12IO_L13N_T2_MRCC_12\n12IO_L17N_T2_12\nIO_L21P_T3_DQS_12HR\nHR\nR2612\nIO_L24N_T3_12AB26\nAB21IO_L10N_T1_12\nAA23\nHR12\nIO_L14P_T2_SRCC_12\n12HR\nAC24\nAE25AD24\nN16IO_L21N_T3_DQS_12\nHR12\nIO_25_12HR\nHR\nAF2412\n13AE2312\nIO_L14N_T2_SRCC_12Y22\nHR\n12\nHR12IO_L18P_T2_12\n12\nP26IO_L22P_T3_12AC26\nIO_0_13AC2112\n13IO_L11P_T1_SRCC_12 HR\nHRIO_L15P_T2_DQS_12HR\nW20\nAE2212\n12IO_L18N_T2_12HR\nHRHR\nIO_L1P_T0_13HR\nHR12\n13AB24\nAF25\nHRIO_L11N_T1_SRCC_12\n91BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR13\n13\nIO_L14P_T2_SRCC_13\n13HR\nN21\nR1613IO_L17N_T2_13Pin  Description\n13IO_L3N_T0_DQS_13\nHR\nHR13\nT23IO_L7P_T1_13\nIO_L10N_T1_13L24\nIO_L14N_T2_SRCC_13M22\nHR\n13\nHR13Terminal  number  I/O  type\nIO_L18P_T2_13N26\nR22\nU17IO_L21N_T3_DQS_13N19\nT2013IO_L7N_T1_13\nIO_L11P_T1_SRCC_13HR\nHR\nT1913N22\nR1713\n13L25\nIO_L18N_T2_13HR\nHRIO_L4P_T0_13\n13\nIO_L22P_T3_13HR\n13IO_L8P_T1_13\nP19\nU19\nHRIO_L11N_T1_SRCC_13\n13\nIO_L15P_T2_DQS_13HR\n13HR\nHR\nIO_L19P_T3_13R23bank\nIO_L4N_T0_13\nIO_L22N_T3_13M26\nHR13\nHRHR\nHR13\nP16IO_L12P_T1_MRCC_13\nIO_L15N_T2_DQS_13P23\nHR13HR\n1313\nIO_L5P_T0_13\nHR\nIO_L23P_T3_13M20\nR2013\n13IO_L8N_T1_13\n13IO_L12N_T1_MRCC_13\nIO_L16P_T2_13HR\nHR\nN1813\nIO_L19N_T3_VREF_13P24\nR21IO_L5N_T0_13\nR25\nHR13\nIO_L9P_T1_DQS_13\n13HR\nP20\nU20N23\nN17IO_L16N_T2_13\nHR13\nIO_L20P_T3_13HR\nHR\nT2413\n13T2213\nIO_L9N_T1_DQS_13M24\nHR\n13\nHR13IO_L13P_T2_MRCC_13\n13\nM19IO_L17P_T2_13N24\nIO_L20N_T3_13P2113\n13IO_L6P_T0_13 HR\nHRIO_L10P_T1_13HR\nM21\nT1813\n13IO_L13N_T2_MRCC_13HR\nHRHR\nIO_L21P_T3_DQS_13HR\nHR13\n13P25\nT25\nHRIO_L6N_T0_VREF_13\n92BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR14\n14\nIO_L9P_T1_DQS_14\n14HR\nD21\nG2514IO_L12N_T1_MRCC_14Pin  Description\n14IO_L23N_T3_13\nHR\nHR14\nE23IO_L2P_T0_D02_14\nIO_L5N_T0_D07_14B26\nIO_L9N_T1_DQS_D13_14C26\nHR\n14\nHR14Terminal  number  I/O  type\nIO_L13P_T2_MRCC_14U16\nE21\nJ26IO_L16N_T2_A15_D31_14B22\nD2314IO_L2N_T0_D03_14\nIO_L6P_T0_FCS_B_14HR\nHR\nF2414C22\nG2614\n14T17\nIO_L13N_T2_MRCC_14HR\nHRIO_L24P_T3_13\n14\nIO_L17P_T2_A14_D30_14HR\n14IO_L3P_T0_DQS_PUDC_B_14\nA23\nG22\nHRIO_L6N_T0_D08_VREF_14\n14\nIO_L10P_T1_D14_14HR\n14HR\nHR\nIO_L14P_T2_SRCC_14E22bank\nIO_L24N_T3_13\nIO_L17N_T2_A13_D29_14K21\nHR14\nHRHR\nHR14\nE25IO_L7P_T1_D09_14\nIO_L10N_T1_D15_14C23\nHR14HR\n1413\nIO_25_13\nHR\nIO_L18P_T2_A12_D28_14A22\nD2414\n14IO_L3N_T0_DQS_EMCCLK_14\n14IO_L7N_T1_D10_14\nIO_L11P_T1_SRCC_14HR\nHR\nF2514\nIO_L14N_T2_SRCC_14R18\nB20IO_0_14\nB24\nHR14\nIO_L4P_T0_D04_14\n14HR\nA24\nF23C24\nD25IO_L11N_T1_SRCC_14\nHR14\nIO_L15P_T2_DQS_RDWR_B_14HR\nHR\nC2113\n14F2214\nIO_L4N_T0_D05_14B25\nHR\n14\nHR14IO_L8P_T1_D11_14\n14\nE26IO_L12P_T1_MRCC_14P18\nIO_L15N_T2_DQS_DOUT_CSO_B_14A2013\n14IO_L1P_T0_D00_MOSI_14 HR\nHRIO_L5P_T0_D06_14HR\nD26\nG2414\n14IO_L8N_T1_D12_14HR\nHRHR\nIO_L16P_T2_CSI_B_14HR\nHR13\n14A25\nB21\nHRIO_L1N_T0_D01_DIN_14\n93BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR14\n15\nIO_L4P_T0_AD9P_15\n15HR\nA18\nG1715IO_L7N_T1_AD10N_15Pin  Description\n14IO_L18N_T2_A11_D27_14\nHR\nHR14\nG16IO_L22P_T3_A05_D21_14\nIO_0_15K22\nIO_L4N_T0_AD9N_15K15\nHR\n15\nHR15Terminal  number  I/O  type\nIO_L8P_T1_AD3P_15H23\nC19\nE18IO_L11N_T1_SRCC_AD12N_15J24\nD1514IO_L22N_T3_A04_D20_14\nIO_L1P_T0_AD0P_15HR\nHR\nJ1615A19\nF1815\n15H26\nIO_L8N_T1_AD3N_15HR\nHRIO_L19P_T3_A10_D26_14\n14\nIO_L12P_T1_MRCC_AD5P_15HR\n14IO_L23P_T3_A03_D19_14\nK23\nG15\nHRIO_L1N_T0_AD0N_15\n15\nIO_L5P_T0_AD2P_15HR\n15HR\nHR\nIO_L9P_T1_DQS_AD11P_15B19bank\nIO_L19N_T3_A09_D25_VREF_14\nIO_L12N_T1_MRCC_AD5N_15H24\nHR14\nHRHR\nHR15\nE15IO_L2P_T0_AD8P_15\nIO_L5N_T0_AD2N_15C16\nHR15HR\n1514\nIO_L20P_T3_A08_D24_14\nHR\nIO_L13P_T2_MRCC_15J25\nD1614\n15IO_L23N_T3_A02_D18_14\n15IO_L2N_T0_AD8N_15\nIO_L6P_T0_15HR\nHR\nF1715\nIO_L9N_T1_DQS_AD11N_15H21\nB17IO_L20N_T3_A07_D23_14\nJ21\nHR14\nIO_L24P_T3_A01_D17_14\n15HR\nJ23\nF15B16\nE16IO_L6N_T0_VREF_15\nHR15\nIO_L10P_T1_AD4P_15HR\nHR\nC1714\n15H1614\nIO_L24N_T3_A00_D16_14L22\nHR\n15\nHR15IO_L3P_T0_DQS_AD1P_15\n15\nE17IO_L7P_T1_AD10P_15G21\nIO_L10N_T1_AD4N_15A1714\n15IO_L21P_T3_DQS_14 HR\nHRIO_25_14HR\nL23\nJ1515\n15IO_L3N_T0_DQS_AD1N_15HR\nHRHR\nIO_L11P_T1_SRCC_AD12P_15HR\nHR14\n15H22\nC18\nHRIO_L21N_T3_DQS_A06_D22_14\n94BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n15\n16IO_L16P_T2_A28_15\nIO_L24P_T3_RS1_15IO_L19N_T3_A21_VREF_15\nHR\nHR15J19\nIO_L2N_T0_16Pin  Description\n16K18HR\nHR\n1615\nJ13\nH11G20\nIO_L24N_T3_RS0_15HR\nHRIO_L20P_T3_A20_15\n15L19Terminal  number  I/O  type\nIO_L3P_T0_DQS_16D19\nHR16\nIO_L6N_T0_VREF_16F19\nHR\n16H13\nF9HR15\n15IO_L16N_T2_A27_15\nHR15IO_L20N_T3_A19_15\nL20D18\nIO_L3N_T0_DQS_16 HR16M16\n16\nIO_L7P_T1_16HRIO_L13N_T2_MRCC_15\nJ11K2015\n15\nF8IO_L17P_T2_A26_15\nIO_25_15HR\nK16HR\nHR\nIO_L4P_T0_16 HR16J8\nIO_L7N_T1_16D20\nHR\n16\nHRHR15\nIO_L17N_T2_A25_15\n15\nD9IO_0_16HR\n15IO_L21P_T3_DQS_15\nHRK17\n16H9HR\nIO_L8P_T1_16E20\nHR16IO_L14P_T2_SRCC_15\nJ10IO_L18P_T2_A24_15\nIO_L22N_T3_A16_15\nIO_L1P_T0_16HR15\n15IO_L21N_T3_DQS_A18_15\nIO_L4N_T0_16H17\nHR\nH8G19bank\n16H14IO_L14N_T2_SRCC_15\nHR\nJ2015\nHR15\nIO_L1N_T0_1615IO_L22P_T3_A17_15\nIO_L5P_T0_16HR\nHR\nHR16M1715\n16G14H19\nHRIO_L15P_T2_DQS_15\n15\nIO_L18N_T2_A23_15\nIO_L23P_T3_FOE_B_15J18\n15\nIO_L2P_T0_16H18\nIO_L5N_T0_16HR\n16L18\nG10HR\nHR\nH12HR\nHR15IO_L15N_T2_DQS_ADV_B_15\nIO_L19P_T3_A22_15\nIO_L23N_T3_FWE_B_15 HR15HR\nIO_L6P_T0_16HR15\n16L17F20\nHR15\nG9\n95BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR16\n16\nIO_L19P_T3_16\n16HR\nD14\nAE1716IO_L22N_T3_16Pin  Description\n16IO_L8N_T1_16\nHR\nHR16\nA10IO_L12P_T1_MRCC_16\nIO_L15N_T2_DQS_16C11\nIO_L19N_T3_VREF_16F13\nHR\n16\nHP16Terminal  number  I/O  type\nIO_L23P_T3_16C9\nC14\nAE18IO_L1N_T0_32E10\nB1416IO_L12N_T1_MRCC_16\nIO_L16P_T2_16HR\nHR\nA1216D13\nAF1716\n32D8\nIO_L23N_T3_16HR\nHPIO_L9P_T1_DQS_16\n16\nIO_L2P_T0_32HR\n16IO_L13P_T2_MRCC_16\nE11\nB15\nHRIO_L16N_T2_16\n16\nIO_L20P_T3_16HR\n32HR\nHR\nIO_L24P_T3_16C13bank\nIO_L9N_T1_DQS_16\nIO_L2N_T0_32B9\nHR16\nHRHR\nHR16\nJ14IO_L17P_T2_16\nIO_L20N_T3_16G12\nHP16HR\n3216\nIO_L10P_T1_16\nHR\nIO_L3P_T0_DQS_32D10\nA1416\n16IO_L13N_T2_MRCC_16\n16IO_L17N_T2_16\nIO_L21P_T3_DQS_16HR\nHR\nAF1416\nIO_L24N_T3_16A9\nE13IO_L10N_T1_16\nG11\nHR16\nIO_L14P_T2_SRCC_16\n16HR\nD11\nA15F12\nV13IO_L21N_T3_DQS_16\nHP16\nIO_25_16HR\nHR\nB1216\n32B1016\nIO_L14N_T2_SRCC_16C12\nHR\n16\nHR16IO_L18P_T2_16\n16\nAF15IO_L22P_T3_16A8\nIO_0_VRN_32E1216\n32IO_L11P_T1_SRCC_16 HR\nHRIO_L15P_T2_DQS_16HR\nF14\nA1316\n16IO_L18N_T2_16HR\nHPHR\nIO_L1P_T0_32HR\nHP16\n32F10\nB11\nHRIO_L11N_T1_SRCC_16\n96BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP32\n32\nIO_L14P_T2_SRCC_32\n32HP\nAB16\nW1832IO_L17N_T2_32Pin  Description\n32IO_L3N_T0_DQS_32\nHP\nHP32\nAD19IO_L7P_T1_32\nIO_L10N_T1_32AD14\nIO_L14N_T2_SRCC_32AB15\nHP\n32\nHP32Terminal  number  I/O  type\nIO_L18P_T2_32AF19\nAB17\nV18IO_L21N_T3_DQS_32AA14\nAA1932IO_L7N_T1_32\nIO_L11P_T1_SRCC_32HP\nHP\nY1832AC16\nW1932\n32AF18\nIO_L18N_T2_32HP\nHPIO_L4P_T0_32\n32\nIO_L22P_T3_32HP\n32IO_L8P_T1_32\nY15\nAB19\nHPIO_L11N_T1_SRCC_32\n32\nIO_L15P_T2_DQS_32HP\n32HP\nHP\nIO_L19P_T3_32AC17bank\nIO_L4N_T0_32\nIO_L22N_T3_32AF20\nHP32\nHPHP\nHP32\nV16IO_L12P_T1_MRCC_32\nIO_L15N_T2_DQS_32AA17\nHP32HP\n3232\nIO_L5P_T0_32\nHP\nIO_L23P_T3_32AA15\nAA2032\n32IO_L8N_T1_32\n32IO_L12N_T1_MRCC_32\nIO_L16P_T2_32HP\nHP\nW1532\nIO_L19N_T3_VREF_32AD15\nAC18IO_L5N_T0_32\nAD16\nHP32\nIO_L9P_T1_DQS_32\n32HP\nY16\nAB20AA18\nV17IO_L16N_T2_32\nHP32\nIO_L20P_T3_32HP\nHP\nAD2032\n32AC1932\nIO_L9N_T1_DQS_32AC14\nHP\n32\nHP32IO_L13P_T2_MRCC_32\n32\nW16IO_L17P_T2_32AE15\nIO_L20N_T3_32AD1832\n32IO_L6P_T0_32 HP\nHPIO_L10P_T1_32HP\nAB14\nY1732\n32IO_L13N_T2_MRCC_32HP\nHPHP\nIO_L21P_T3_DQS_32HP\nHP32\n32AE16\nAE20\nHPIO_L6N_T0_VREF_32\n97BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP33\n33\nIO_L9P_T1_DQS_33\n33HP\nAE7\nAA1333IO_L12N_T1_MRCC_33Pin  Description\n33IO_L23N_T3_32\nHP\nHP33\nAD9IO_L2P_T0_33\nIO_L5N_T0_33W9\nIO_L9N_T1_DQS_33Y10\nHP\n33\nHP33Terminal  number  I/O  type\nIO_L13P_T2_MRCC_33W13\nAC8\nY13IO_L16N_T2_33V8\nAA933IO_L2N_T0_33\nIO_L6P_T0_33HP\nHP\nAB1033AF7\nAA1233\n33V19\nIO_L13N_T2_MRCC_33HP\nHPIO_L24P_T3_32\n33\nIO_L17P_T2_33HP\n33IO_L3P_T0_DQS_33\nY8\nAB11\nHPIO_L6N_T0_VREF_33\n33\nIO_L10P_T1_33HP\n33HP\nHP\nIO_L14P_T2_SRCC_33AD8bank\nIO_L24N_T3_32\nIO_L17N_T2_33U9\nHP33\nHPHP\nHP33\nAB12IO_L7P_T1_33\nIO_L10N_T1_33V9\nHP33HP\n3332\nIO_25_VRP_32\nHP\nIO_L18P_T2_33V7\nAB933\n33IO_L3N_T0_DQS_33\n33IO_L7N_T1_33\nIO_L11P_T1_SRCC_33HP\nHP\nAC1333\nIO_L14N_T2_SRCC_33V14\nAA8IO_0_VRN_33\nV11\nHP33\nIO_L4P_T0_33\n33HP\nY7\nAC11W8\nAC12IO_L11N_T1_SRCC_33\nHP33\nIO_L15P_T2_DQS_33HP\nHP\nAB732\n33AC933\nIO_L4N_T0_33W10\nHP\n33\nHP33IO_L8P_T1_33\n33\nAD13IO_L12P_T1_MRCC_33W14\nIO_L15N_T2_DQS_33AA732\n33IO_L1P_T0_33 HP\nHPIO_L5P_T0_33HP\nY11\nAA1033\n33IO_L8N_T1_33HP\nHPHP\nIO_L16P_T2_33HP\nHP32\n33W11\nAC7\nHPIO_L1N_T0_33\n98BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP33\n34\nIO_L4P_T0_34\n34HP\nU2\nAB234IO_L7N_T1_34Pin  Description\n33IO_L18N_T2_33\nHP\nHP33\nY2IO_L22P_T3_33\nIO_0_VRN_34AF13\nIO_L4N_T0_34U4\nHP\n34\nHP34Terminal  number  I/O  type\nIO_L8P_T1_34AD10\nV3\nAA4IO_L11N_T1_SRCC_34AE8\nV433IO_L22N_T3_33\nIO_L1P_T0_34HP\nHP\nAC134U1\nAC234\n34Y12\nIO_L8N_T1_34HP\nHPIO_L19P_T3_33\n33\nIO_L12P_T1_MRCC_34HP\n33IO_L23P_T3_33\nAF10\nV2\nHPIO_L1N_T0_34\n34\nIO_L5P_T0_34HP\n34HP\nHP\nIO_L9P_T1_DQS_34W3bank\nIO_L19N_T3_VREF_33\nIO_L12N_T1_MRCC_34AE10\nHP33\nHPHP\nHP34\nW1IO_L2P_T0_34\nIO_L5N_T0_34U6\nHP34HP\n3433\nIO_L20P_T3_33\nHP\nIO_L13P_T2_MRCC_34AF8\nW433\n34IO_L23N_T3_33\n34IO_L2N_T0_34\nIO_L6P_T0_34HP\nHP\nAA334\nIO_L9N_T1_DQS_34AD11\nW6IO_L20N_T3_33\nAE12\nHP33\nIO_L24P_T3_33\n34HP\nAF9\nV1U5\nY1IO_L6N_T0_VREF_34\nHP34\nIO_L10P_T1_34HP\nHP\nU733\n34Y333\nIO_L24N_T3_33AE13\nHP\n34\nHP34IO_L3P_T0_DQS_34\n34\nAA2IO_L7P_T1_34AE11\nIO_L10N_T1_34W533\n34IO_L21P_T3_DQS_33 HP\nHPIO_25_VRP_33HP\nV12\nAB134\n34IO_L3N_T0_DQS_34HP\nHPHP\nIO_L11P_T1_SRCC_34HP\nHP33\n34AF12\nV6\nHPIO_L21N_T3_DQS_33\n99BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nGTX34\n34\nIO_L24P_T3_34\n115HP\nAE3\nM6115MGTXTXP2_115Pin  Description\n34IO_L13N_T2_MRCC_34\nHP\nGTX34\nK2IO_L17P_T2_34\nIO_L20N_T3_34AD5\nIO_L24N_T3_34AE1\nHP\n115\nGTX115Terminal  number  I/O  type\nMGTXRXP2_115AA5\nAF3\nN4MGTREFCLK1N_115Y6\nJ434IO_L17N_T2_34\nIO_L21P_T3_DQS_34HP\nGTX\nL334AE2\nK5115\n115AB4\nMGTXTXN2_115HP\nGTXIO_L14P_T2_SRCC_34\n34\nMGTREFCLK1P_115HP\n34IO_L18P_T2_34\nAD4\nL4\nGTXIO_L21N_T3_DQS_34\n34\nIO_25_VRP_34HP\n115HP\nHP\nMGTREFCLK0P_115AF2bank\nIO_L14N_T2_SRCC_34\nMGTXTXP1_115AB5\nHP34\nGTXHP\nGTX34\nM5IO_L22P_T3_34\nMGTXTXP3_115AF5\nGTX115HP\n11534\nIO_L15P_T2_DQS_34\nHP\nMGTXRXP1_115Y5\nH134\n34IO_L18N_T2_34\n34IO_L22N_T3_34\nMGTXRXP3_115HP\nGTX\nK6115\nMGTXRXN2_115AC4\nAE6IO_L15N_T2_DQS_34\nAB6\nGTX34\nIO_L19P_T3_34\n34HP\nAD3\nK1AF4\nH5MGTXTXN3_115\nGTX115\nMGTAVTTRCAL_115HP\nHP\nT734\n115J334\nIO_L19N_T3_VREF_34AD6\nHP\n34\nGTX34IO_L23P_T3_34\n115\nM2MGTXRXN3_115AC3\nMGTREFCLK0N_115AE534\n115IO_L16P_T2_34 HP\nHPIO_L20P_T3_34HP\nAD1\nH634\n115IO_L23N_T3_34HP\nGTXHP\nMGTRREF_115HP\nGTX34\n115AC6\nH2\nGTXIO_L16N_T2_34\n100BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA116\n116\nMGTXRXN1_116\n116GTX\nF6\nB3NAVCCBRAMPin  Description\n115MGTXTXN1_115\nGTX\nGTX116\nT12MGTXRXP3_116\nMGTXRXN2_116B2\nMGTXTXP0_116C3\nGTX\nNA\nNANATerminal  number  I/O  type\nVCCBRAMR4\nE3\nH3MGTA  VTTB6\nG3116MGTXTXN3_116\nMGTREFCLK0N_116GTX\nNA\nG6116D2\nNANA\nNAM1\nMGTA  VCCGTX\nNAMGTXRXN1_115\n115\nMGTA  VTTGTX\n116MGTXRXN3_116\nC4\nU13\nNAMGTREFCLK1N_116\n116\nMGTXRXP0_116GTX\nNAGTX\nGTX\nMGTA  VCCF2bank\nMGTXTXP0_115\nMGTA  VTTP1\nGTX116\nGTXGTX\nNA116\nJ6MGTREFCLK1P_116\nMGTXTXN0_116D5\nC2NAGTX\nNA115\nMGTXRXP0_115\nGTX\nMGTA  VTTA3\nN13116\n116MGTXTXP2_116\n116MGTXTXP1_116\nMGTXRXN0_116GTX\nNA\nNANA\nMGTA  VCCN3\nE4MGTXTXN0_115\nR3\nNA116\nMGTXRXP2_116\n116GTX\nB1\nC6F5\nL6VCCBRAM\nD3NA\nMGTA  VCCGTX\nGTX\nG4115\nNAR13116\nMGTXTXN2_116B5\nGTX\n116\nNA116MGTXRXP1_116\nNA\nG2VCCBRAMP2\nMGTA  VCCD1115\nNAMGTXRXN0_115 GTX\nGTXMGTREFCLK0P_116GTX\nD6\nE6116\n116MGTXTXN1_116GTX\nNAGTX\nMGTA  VTTGTX\nNA115\nNAA4\nF1\nNAMGTXTXP3_116\n101BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nC10GND\nGNDAB23\nD7NAPin  Description\nNANA\nGNDNA\nB4A16NA\nNA\nGND\nNA\nGND\nGNDNANA\nNAMGTA  VTT\nNAGNDM3\nAD17\nNAGNDA5\nNANA\nNA\nGNDNA\nAA26\nC1\nGNDAC10\nC20\nD17MGTA  VTT\nNANA\nNANA\nAF1\nNAGND\nNANA\nGNDA26\nNA\nNA\nNANA\nGND\nE1MGTVCCAUX\nGNDNAN6\nAE4NA\nNAGND\nGND\nNANA\nGNDNA\nC5AB3\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDA6\nAF11\nB7NA\nNANA\nNA\nGNDNA\nAC20\nD4NAGND\nGNDNA\nGNDNA\nNANA\nB13GND\nGNDAA6\nGNDAB13\nNANA\nNANAGNDTerminal  number  I/O  type\nA1\nAE14\nE2A7\nAF21NA\nGND\nGND\nNANA\nC7NA\nNAAD7\nNAGND\nNAL2\nNA\nNANA\nGNDNA\nNA\nGND\nGNDAA16\nB23\nNANA\nGNDNAGND\nNANA\nNA\nAE24bank\nGNDA2\nNANA\n102BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nL14GND\nGNDH15\nM4NAPin  Description\nNANA\nGNDNA\nK11NANA\nNA\nGND\nNA\nGND\nGNDNANA\nNAGND\nNAGNDE7\nJ5\nNAGNDF4\nNANA\nNA\nGNDF21\nG18\nL5\nGNDH25\nL16\nM7GND\nNANA\nNANA\nK4\nNAGND\nK13NA\nGNDG1\nNA\nNA\nNANA\nGND\nM9GND\nGNDNAE14\nJ12NA\nNAGND\nGND\nNANA\nGNDNA\nL10H4\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDF7\nK7\nNANA\nNANA\nNA\nGNDNA\nNA\nL26NAGND\nGNDNA\nGNDNA\nNANA\nK19GND\nGNDG5\nGNDH7\nNAJ1\nNANAGNDTerminal  number  I/O  type\nE24\nJ22\nM13F11\nK9NA\nGND\nGND\nNANA\nL12NA\nNAJ2\nNAGND\nNAE5\nNA\nNANA\nGNDNA\nNA\nGND\nGNDG8\nL1\nNANA\nGNDNAGND\nNANA\nNA\nK3bank\nGNDF3\nNANA\n103BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nU14GND\nGNDR1\nNANAPin  Description\nNANA\nGNDNA\nT11NANA\nNA\nGND\nNA\nGND\nGNDNANA\nNAGND\nNAGNDM23\nR10\nNAGNDN7\nNANA\nNA\nGNDN20\nP13\nU8\nGNDR2\nU18\nV25GND\nNANA\nNANA\nT3\nNAGND\nT13NA\nGNDP3\nNA\nNA\nNANA\nGND\nW2GND\nGNDNAN1\nR14NA\nNAGND\nGND\nNANA\nGNDNA\nU10P15\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDN10\nT4\nNANA\nNANA\nNA\nGNDNA\nNA\nV5NAGND\nGNDNA\nGNDNA\nNANA\nT15GND\nGNDP4\nGNDP17\nNAR5\nNANAGNDTerminal  number  I/O  type\nN2\nR24\nW12N14\nT9NA\nGND\nGND\nNANA\nU12NA\nV15R8\nNAGND\nNAM15\nNA\nNANA\nGNDNA\nNA\nGND\nGNDP9\nT21\nNANA\nGNDNAGND\nNANA\nNA\nT1bank\nGNDN5\nNANA\n104BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nN25 13NA NA\nK10\nP10NA\nVCCO_0Pin  Description\nNANAVCCINTNA\nV20R15\nNA\n12VCCAUX\n13Y19\nNANA\nNANAGND\nVCCO_12VCCINT\nL13\nNA\nVCCO_13VCCINTN9\nNANA\n12VCCAUXNA\nU11\nP22K12\nT8NA\nNAGND\nVCCO_12NA\nL7NA\nAD22\nVCCO_13VCCINT\nY24NAVCCAUXNA\nNA\n12\nNA\n13NA\nNAGND\nNA\nVCCO_12L15\nT6NA\nVCCO_13VCCINT\nVCCINT\nNANATerminal  number  I/O  type\nT14\nR19L11\n12VCCAUX_IO_G0J9\nNANA\nNA\nNA\nNANAVCCINT\nVCCO_13VCCINTN15\nAF26\nNANA\nNA12VCCAUX_IO_G0NA\nNA\nR9NA\nVCCO_12VCCINT\nK14\nNAVCCINT\nNA\nNA0\nNAVCCINTW22\nU15K8\nM10\nVCCAUX_IO_G0NANA\nVCCO_12VCCINT\nNA\nM8\nAA21NA\nP14\nU230VCCAUXNA\nK24NAbank\n12NA\nP8\nVCCO_0VCCINT\nVCCO_12NA\nNANA\nNAVCCINTNA\n12VCCAUXY9\nT10\nNANA\n13NA\nNAVCCINT\nVCCO_12L9\nNA\nAC25NAVCCINTM14\nNA\nNA\n105BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA15\n16\nVCCO_32\n33NA\nNA\nAD234VCCO_33Pin  Description\n14VCCO_14\nNA\nNA15\nAB8VCCO_15\nVCCO_16F16\nVCCO_32A11\nD12\n33\nNA 34Terminal  number  I/O  type\nVCCO_33C25\nAB18bank\nL21\nW1716VCCO_15\nVCCO_16NA\nNA\nW732E9\nAF633\n34T16\nVCCO_34NA13\nVCCO_14\n14NA\n16VCCO_15H20\nAD12\nNAVCCO_16\n32\nVCCO_32NA\n34NA\nNA\nVCCO_34AC1513\nVCCO_14D22\nNA\n15\nNANA\nNA32\nAA1VCCO_16\nVCCO_33B8\nNA33NA\n3414\nVCCO_14NA\nNA\nY1415\n16VCCO_15\n32VCCO_32\nVCCO_33NA\nNA\nNA33\nVCCO_34T26\nG13VCCO_14F26\nNA15\nVCCO_16\n16B18\nJ17\nAE9C15\nAC5VCCO_33\nU333\nVCCO_34NA\nNA\nAE1914VCCO_13\nAA1115\nVCCO_16E19\nNA\n16\nNA32VCCO_32\n34\nY4VCCO_33A21\nVCCO_34H1014VCCO_13\nVCCO_15NA\nNAVCCO_16NA\nM18\nV1016\n32VCCO_32NA\nNANA\nVCCO_34NA\nNA14VCCO_14\nG23\nAF16\nNAVCCO_15\n106BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGA\n107Machine Translated by Google\nBC  7  K  series  high-performance  industrial-grade  FPGA3.  BC7K410TBG900I/ BC7K410TBG900EI  pin  information\n108AB2\nAA22\nAC22HR12\n12CCLK_0\nHRY23\nIO_L4P_T0_120R15\nAA23H10\nIO_L7N_T1_120\n12\n12HRTCK_0\nHRTable  3  BC7K410TBG900I/ BC7K410TBG900EI  pin  information  table\n0\n12DONE_00T14\nAC20\nIO_L8P_T1_120A10DXP_0\nHR\n12TMS_0\nHR\nHRPin  Description\nU14\nM2_0\nIO_L4N_T0_12Y240\nAC210K10VREFN_0\nHR\n12 IO_L1N_T0_12DXN_0\n12P15\nM0_0\nIO_L5P_T0_120\n0\nY21C10\n0L10\nHRVREFP_0\n12TDO_0\nHRP14\nIO_L2P_T0_12M1_0\nIO_L5N_T0_120\n0B10\nAA21\nAA20HR\n12VP_0\nTDI_0\nHRVCCADC_0\n12 IO_L6P_T0_120\nE10\nAB22\nAB200\n0M10\n12VN_0\nINIT_B_0\nHRGNDADC_0\n12U15\nIO_0_12\nIO_L2N_T0_12F10\nAB230\n0\nAB24AB1\nHR\nHRPROGRAM_B_0Pin  No.  I/O  Type  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  \nConfiguration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration  Configuration\n12IO_L1P_T0_12\nIO_L3P_T0_DQS_12\nIO_L6N_T0_VREF_120R14\n0\n0AB5\nAC25HR\n12VCCBATT_0bank\n12CFGBVS_0\nY20\nIO_L3N_T0_DQS_120T15\nG10\nIO_L7P_T1_12Machine Translated by Google\nHR12\n12 AE20IO_L8N_T1_12\nHR\nAK2312\nIO_L12P_T1_MRCC_12\nIO_L22N_T3_12Pin  Description\n12IO_L16P_T2_12HR\nHR\n12\nHRIO_L19N_T3_VREF_12\nAJ23AG23\nY25AK25\nHRIO_L9P_T1_DQS_12\n12\nIO_L12N_T1_MRCC_12Terminal  number  I/O  type\nIO_L23P_T3_12AD21\nAF2012\nIO_L1N_T0_13AD23\nHR\n12IO_L20P_T3_12\nAG20HR\nHR\nHR13AK2412IO_L9N_T1_DQS_12\nIO_L13P_T2_MRCC_12AD22\nIO_L23N_T3_12HR12\nIO_L16N_T2_12\n12\nIO_L2P_T0_13HR\n12IO_L20N_T3_12AG24\nHRbank\nAH20\n13 Y26HRIO_L13N_T2_MRCC_12HR\nHR\nIO_L24P_T3_12AF2112\nIO_L17P_T2_12\nIO_L2N_T0_13AE21\nHR\n12\nHRHR\nHR\n1312\nAH21\nAA26AE2512IO_L10P_T1_12\nHRIO_L14P_T2_SRCC_12\n12\nIO_L17N_T2_12HR\nIO_L3P_T0_DQS_13AE24\nHR12\n12IO_L21P_T3_DQS_12\n13AJ21\nW27HR12\n12IO_L10N_T1_12\nIO_L24N_T3_12AC24\nAG25 IO_L18P_T2_12AE23\nHR12\nIO_L21N_T3_DQS_12\n12HR\nAH24\nHRAF2512\nW2812IO_L11P_T1_SRCC_12\nIO_25_12HR\nHR\nAG2212IO_L14N_T2_SRCC_12\nHR12\nIO_L22P_T3_12AF22\nHR\n12\nHR\n13AK20IO_L11N_T1_SRCC_12\n12\nY28AD24\nIO_0_13AH2512IO_L15P_T2_DQS_12\nIO_L18N_T2_12HR\nHR\nAJ22HR\nAJ24\nHR12\n13AK21HR12HR\nIO_L1P_T0_13HR12\n12IO_L15N_T2_DQS_12AF23\nAH22\nHRIO_L19P_T3_12\n109BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR13\n13\nIO_L14P_T2_SRCC_13\n13HR\nAB27\nAG2713IO_L17N_T2_13Pin  Description\n13IO_L3N_T0_DQS_13\nHR\nHR13\nAJ29IO_L7P_T1_13\nIO_L10N_T1_13AA30\nIO_L14N_T2_SRCC_13AB30\nHR\n13\nHR13Terminal  number  I/O  type\nIO_L18P_T2_13AA27\nAE28\nAF26IO_L21N_T3_DQS_13AC29\nAE3013IO_L7N_T1_13\nIO_L11P_T1_SRCC_13HR\nHR\nAD2613AC27\nAG2813\n13AA28\nIO_L18N_T2_13HR\nHRIO_L4P_T0_13\n13\nIO_L22P_T3_13HR\n13IO_L8P_T1_13\nAD29\nAG30\nHRIO_L11N_T1_SRCC_13\n13\nIO_L15P_T2_DQS_13HR\n13HR\nHR\nIO_L19P_T3_13AF28bank\nIO_L4N_T0_13\nIO_L22N_T3_13AB28\nHR13\nHRHR\nHR13\nAJ27IO_L12P_T1_MRCC_13\nIO_L15N_T2_DQS_13AD27\nHR13HR\n1313\nIO_L5P_T0_13\nHR\nIO_L23P_T3_13AC30\nAF3013\n13IO_L8N_T1_13\n13IO_L12N_T1_MRCC_13\nIO_L16P_T2_13HR\nHR\nAH2613\nIO_L19N_T3_VREF_13W29\nAG29IO_L5N_T0_13\nAA25\nHR13\nIO_L9P_T1_DQS_13\n13HR\nAE29\nAH30AD28\nAK28IO_L16N_T2_13\nHR13\nIO_L20P_T3_13HR\nHR\nAK2913\n13AJ2813\nIO_L9N_T1_DQS_13Y30\nHR\n13\nHR13IO_L13P_T2_MRCC_13\n13\nAH27IO_L17P_T2_13Y29\nIO_L20N_T3_13AH2913\n13IO_L6P_T0_13 HR\nHRIO_L10P_T1_13HR\nAB29\nAC2613\n13IO_L13N_T2_MRCC_13HR\nHRHR\nIO_L21P_T3_DQS_13HR\nHR13\n13AB25\nAK30\nHRIO_L6N_T0_VREF_13\n110BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR14\n14\nIO_L9P_T1_DQS_14\n14HR\nP29\nV2614IO_L12N_T1_MRCC_14Pin  Description\n14IO_L23N_T3_13\nHR\nHR14\nT27IO_L2P_T0_D02_14\nIO_L5N_T0_D07_14R24\nIO_L9N_T1_DQS_D13_14T23\nHR\n14\nHR14Terminal  number  I/O  type\nIO_L13P_T2_MRCC_14AE26\nR30\nV25IO_L16N_T2_A15_D31_14R20\nR2814IO_L2N_T0_D03_14\nIO_L6P_T0_FCS_B_14HR\nHR\nU2514R29\nV2714\n14AF27\nIO_L13N_T2_MRCC_14HR\nHRIO_L24P_T3_13\n14\nIO_L17P_T2_A14_D30_14HR\n14IO_L3P_T0_DQS_PUDC_B_14\nT20\nU27\nHRIO_L6N_T0_D08_VREF_14\n14\nIO_L10P_T1_D14_14HR\n14HR\nHR\nIO_L14P_T2_SRCC_14T30bank\nIO_L24N_T3_13\nIO_L17N_T2_A13_D29_14R19\nHR14\nHRHR\nHR14\nU29IO_L7P_T1_D09_14\nIO_L10N_T1_D15_14U19\nHR14HR\n1413\nIO_25_13\nHR\nIO_L18P_T2_A12_D28_14R21\nT2814\n14IO_L3N_T0_DQS_EMCCLK_14\n14IO_L7N_T1_D10_14\nIO_L11P_T1_SRCC_14HR\nHR\nV2914\nIO_L14N_T2_SRCC_14AJ26\nP27IO_0_14\nP24\nHR14\nIO_L4P_T0_D04_14\n14HR\nT21\nU28U20\nU30IO_L11N_T1_SRCC_14\nHR14\nIO_L15P_T2_DQS_RDWR_B_14HR\nHR\nP2613\n14T2614\nIO_L4N_T0_D05_14R23\nHR\n14\nHR14IO_L8P_T1_D11_14\n14\nV30IO_L12P_T1_MRCC_14AK26\nIO_L15N_T2_DQS_DOUT_CSO_B_14P2813\n14IO_L1P_T0_D00_MOSI_14 HR\nHRIO_L5P_T0_D06_14HR\nT22\nT2514\n14IO_L8N_T1_D12_14HR\nHRHR\nIO_L16P_T2_CSI_B_14HR\nHR13\n14R25\nR26\nHRIO_L1N_T0_D01_DIN_14\n111BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n14\n15IO_L20P_T3_A08_D24_14\nK26IO_L23N_T3_A02_D18_14\nHR\nHR15\nIO_L2P_T0_AD8P_15\nIO_L7N_T1_AD10N_15Pin  Description\n15K21HR\nHR\n1514\nIO_L5N_T0_AD2N_15\nL20V24\nJ26M19\nHRIO_L24P_T3_A01_D17_14\n15 J23Terminal  number  I/O  type\nIO_L8P_T1_AD3P_15W23\nHR15\nIO_L11N_T1_SRCC_AD12N_15V21\nHR\n15IO_L6P_T0_15\nJ29HR14\n14IO_L20N_T3_A07_D23_14\nHR15IO_L24N_T3_A00_D16_14\nJ24W26\nIO_L8N_T1_AD3N_15HR15IO_L2N_T0_AD8N_15\n15\nIO_L12P_T1_MRCC_AD5P_15HR\n15IO_L6N_T0_VREF_15W2114\n14\nH29IO_L21P_T3_DQS_14\nL26HR\nL22HR\nHR\nIO_L9P_T1_DQS_AD11P_15HR15IO_L3P_T0_DQS_AD1P_15\nIO_L12N_T1_MRCC_AD5N_15W24\nHR\n15\nHRHR14\nIO_L21N_T3_DQS_A06_D22_14\n14\nJ27\nL27HR\n15IO_25_14\nHRL23\n15IO_L3N_T0_DQS_AD1N_15HR\nIO_L13P_T2_MRCC_15V22\nHR15\n15IO_L7P_T1_AD10P_15IO_L22P_T3_A05_D21_14\nJ28\nL25HR14\n15IO_0_15\nIO_L9N_T1_DQS_AD11N_15V19\nHRIO_L4P_T0_AD9P_15U22\nHR15J21IO_L18N_T2_A11_D27_14\nHR\nW2214\nHR14\nK2515IO_L1P_T0_AD0P_15\nIO_L10P_T1_AD4P_15HR\nHR\nHR15K23\nHR15J22U24\nHRIO_L19P_T3_A10_D26_14\n14\nIO_L22N_T3_A04_D20_14\nL30IO_L1N_T0_AD0N_15\n15\nK28V20\nIO_L10N_T1_AD4N_15HR\n15K24\nIO_L4N_T0_AD9N_15HR\nHRM20HR\nW1914IO_L19N_T3_A09_D25_VREF_14\nIO_L23P_T3_A03_D19_14\nK30HR14HR\nIO_L11P_T1_SRCC_AD12P_15HR15\n15L21U23\nHRbank\nIO_L5P_T0_AD2P_15\n112BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR15\n15\nIO_L24P_T3_RS1_15\n16HR\nP21\nG2316IO_L2N_T0_16Pin  Description\n15IO_L13N_T2_MRCC_15\nHR\nHR15\nD23IO_L17P_T2_A26_15\nIO_L20N_T3_A19_15N26\nIO_L24N_T3_RS0_15N22\nHR\n16\nHR16Terminal  number  I/O  type\nIO_L3P_T0_DQS_16M29\nM22\nC24IO_L6N_T0_VREF_16N29\nB2315IO_L17N_T2_A25_15\nIO_L21P_T3_DQS_15HR\nHR\nD2415P22\nG2416\n16K29\nIO_L3N_T0_DQS_16HR\nHRIO_L14P_T2_SRCC_15\n15\nIO_L7P_T1_16HR\n15IO_L18P_T2_A24_15\nN19\nF25\nHRIO_L21N_T3_DQS_A18_15\n15\nIO_25_15HR\n16HR\nHR\nIO_L4P_T0_16M23bank\nIO_L14N_T2_SRCC_15\nIO_L7N_T1_16M30\nHR15\nHRHR\nHR15\nF26IO_L22P_T3_A17_15\nIO_0_16P23\nHR16HR\n1615\nIO_L15P_T2_DQS_15\nHR\nIO_L8P_T1_16N30\nA2315\n15IO_L18N_T2_A23_15\n15IO_L22N_T3_A16_15\nIO_L1P_T0_16HR\nHR\nB2716\nIO_L4N_T0_16M28\nM24IO_L15N_T2_DQS_ADV_B_15\nN27\nHR15\nIO_L19P_T3_A22_15\n15HR\nN20\nE25N24\nE26IO_L1N_T0_16\nHR16\nIO_L5P_T0_16HR\nHR\nP1915\n16E2315\nIO_L19N_T3_A21_VREF_15N25\nHR\n15\nHR15IO_L23P_T3_FOE_B_15\n16\nA27IO_L2P_T0_16L28\nIO_L5N_T0_16M2515\n16IO_L16P_T2_A28_15 HR\nHRIO_L20P_T3_A20_15HR\nN21\nE2415\n16IO_L23N_T3_FWE_B_15HR\nHRHR\nIO_L6P_T0_16HR\nHR15\n16M27\nF23\nHRIO_L16N_T2_A27_15\n113BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR16\n16\nIO_L19P_T3_16\n16HR\nB30\nK1816IO_L22N_T3_16Pin  Description\n16IO_L8N_T1_16\nHR\nHR16\nF30IO_L12P_T1_MRCC_16\nIO_L15N_T2_DQS_16C27\nIO_L19N_T3_VREF_16B29\nHR\n16\nHR16Terminal  number  I/O  type\nIO_L23P_T3_16A25\nH24\nJ17IO_L1N_T0_17C25\nG2716IO_L12N_T1_MRCC_16\nIO_L16P_T2_16HR\nHR\nG3016A30\nJ1816\n17B24\nIO_L23N_T3_16HR\nHRIO_L9P_T1_DQS_16\n16\nIO_L2P_T0_17HR\n16IO_L13P_T2_MRCC_16\nE28\nH26\nHRIO_L16N_T2_16\n16\nIO_L20P_T3_16HR\n17HR\nHR\nIO_L24P_T3_16H25bank\nIO_L9N_T1_DQS_16\nIO_L2N_T0_17A26\nHR16\nHRHR\nHR16\nG25IO_L17P_T2_16\nIO_L20N_T3_16D29\nHR16HR\n1716\nIO_L10P_T1_16\nHR\nIO_L3P_T0_DQS_17B25\nF2716\n16IO_L13N_T2_MRCC_16\n16IO_L17N_T2_16\nIO_L21P_T3_DQS_16HR\nHR\nH2016\nIO_L24N_T3_16B28\nE29IO_L10N_T1_16\nD26\nHR16\nIO_L14P_T2_SRCC_16\n16HR\nD28\nH27C30\nG19IO_L21N_T3_DQS_16\nHR16\nIO_25_16HR\nHR\nG2816\n17G2916\nIO_L14N_T2_SRCC_16D27\nHR\n16\nHR16IO_L18P_T2_16\n16\nG20IO_L22P_T3_16A28\nIO_0_17E3016\n17IO_L11P_T1_SRCC_16 HR\nHRIO_L15P_T2_DQS_16HR\nC29\nH3016\n16IO_L18N_T2_16HR\nHRHR\nIO_L1P_T0_17HR\nHR16\n17C26\nF28\nHRIO_L11N_T1_SRCC_16\n114BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR17\n17\nIO_L14P_T2_SRCC_17\n17HR\nF20\nA2017IO_L17N_T2_17Pin  Description\n17IO_L3N_T0_DQS_17\nHR\nHR17\nB17IO_L7P_T1_17\nIO_L10N_T1_17C21\nIO_L14N_T2_SRCC_17C22\nHR\n17\nHR17Terminal  number  I/O  type\nIO_L18P_T2_17L17\nE19\nB22IO_L21N_T3_DQS_17H21\nG1817IO_L7N_T1_17\nIO_L11P_T1_SRCC_17HR\nHR\nB2017E20\nA2117\n17H17\nIO_L18N_T2_17HR\nHRIO_L4P_T0_17\n17\nIO_L22P_T3_17HR\n17IO_L8P_T1_17\nG22\nG17\nHRIO_L11N_T1_SRCC_17\n17\nIO_L15P_T2_DQS_17HR\n17HR\nHR\nIO_L19P_T3_17D19bank\nIO_L4N_T0_17\nIO_L22N_T3_17L18\nHR17\nHRHR\nHR17\nA16IO_L12P_T1_MRCC_17\nIO_L15N_T2_DQS_17F21\nHR17HR\n1717\nIO_L5P_T0_17\nHR\nIO_L23P_T3_17H22\nF1817\n17IO_L8N_T1_17\n17IO_L12N_T1_MRCC_17\nIO_L16P_T2_17HR\nHR\nB1817\nIO_L19N_T3_VREF_17J19\nD17IO_L5N_T0_17\nK19\nHR17\nIO_L9P_T1_DQS_17\n17HR\nF22\nF17E21\nA17IO_L16N_T2_17\nHR17\nIO_L20P_T3_17HR\nHR\nD1617\n17C1717\nIO_L9N_T1_DQS_17D21\nHR\n17\nHR17IO_L13P_T2_MRCC_17\n17\nA18IO_L17P_T2_17H19\nIO_L20N_T3_17D1817\n17IO_L6P_T0_17 HR\nHRIO_L10P_T1_17HR\nD22\nC2017\n17IO_L13N_T2_MRCC_17HR\nHRHR\nIO_L21P_T3_DQS_17HR\nHR17\n17K20\nC16\nHRIO_L6N_T0_VREF_17\n115BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHR18\n18\nIO_L9P_T1_DQS_18\n18HR\nH15\nF1118IO_L12N_T1_MRCC_18Pin  Description\n18IO_L23N_T3_17\nHR\nHR18\nF13IO_L2P_T0_18\nIO_L5N_T0_18L13\nIO_L9N_T1_DQS_18J14\nHR\n18\nHR18Terminal  number  I/O  type\nIO_L13P_T2_MRCC_18E18\nJ16\nD11IO_L16N_T2_18L15\nH1418IO_L2N_T0_18\nIO_L6P_T0_18HR\nHR\nE1318G15\nE1118\n18A22\nIO_L13N_T2_MRCC_18HR\nHRIO_L24P_T3_17\n18\nIO_L17P_T2_18HR\n18IO_L3P_T0_DQS_18\nK13\nD12\nHRIO_L6N_T0_VREF_18\n18\nIO_L10P_T1_18HR\n18HR\nHR\nIO_L14P_T2_SRCC_18H16bank\nIO_L24N_T3_17\nIO_L17N_T2_18G12\nHR18\nHRHR\nHR18\nC12IO_L7P_T1_18\nIO_L10N_T1_18L11\nHR18HR\n1817\nIO_25_17\nHR\nIO_L18P_T2_18K15\nG1418\n18IO_L3N_T0_DQS_18\n18IO_L7N_T1_18\nIO_L11P_T1_SRCC_18HR\nHR\nA1118\nIO_L14N_T2_SRCC_18C19\nJ11IO_0_18\nL16\nHR18\nIO_L4P_T0_18\n18HR\nJ13\nD13K11\nB12IO_L11N_T1_SRCC_18\nHR18\nIO_L15P_T2_DQS_18HR\nHR\nH1117\n18G1318\nIO_L4N_T0_18L12\nHR\n18\nHR18IO_L8P_T1_18\n18\nA12IO_L12P_T1_MRCC_18B19\nIO_L15N_T2_DQS_18J1217\n18IO_L1P_T0_18 HR\nHRIO_L5P_T0_18HR\nK14\nF1218\n18IO_L8N_T1_18HR\nHRHR\nIO_L16P_T2_18HR\nHR17\n18K16\nH12\nHRIO_L1N_T0_18\n116BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP18\n32\nIO_L4P_T0_32\n32HR\nAG15\nAF1832IO_L7N_T1_32Pin  Description\n18IO_L18N_T2_18\nHR\nHP18\nAK19IO_L22P_T3_18\nIO_0_VRN_32B15\nIO_L4N_T0_32Y14\nHP\n32\nHP32Terminal  number  I/O  type\nIO_L8P_T1_32E14\nAF15\nAD18IO_L11N_T1_SRCC_32B13\nAE1618IO_L22N_T3_18\nIO_L1P_T0_32HR\nHP\nAK1832AH15\nAG1832\n32C11\nIO_L8N_T1_32HP\nHPIO_L19P_T3_18\n18\nIO_L12P_T1_MRCC_32HR\n18IO_L23P_T3_18\nB14\nAG19\nHPIO_L1N_T0_32\n32\nIO_L5P_T0_32HP\n32HR\nHP\nIO_L9P_T1_DQS_32AG14bank\nIO_L19N_T3_VREF_18\nIO_L12N_T1_MRCC_32E15\nHR18\nHPHR\nHP32\nAD19IO_L2P_T0_32\nIO_L5N_T0_32AK16\nHP32HP\n3218\nIO_L20P_T3_18\nHR\nIO_L13P_T2_MRCC_32A13\nAF1618\n32IO_L23N_T3_18\n32IO_L2N_T0_32\nIO_L6P_T0_32HP\nHP\nAF1732\nIO_L9N_T1_DQS_32F15\nAH16IO_L20N_T3_18\nD14\nHP18\nIO_L24P_T3_18\n32HR\nA15\nAH19AK15\nAE19IO_L6N_T0_VREF_32\nHP32\nIO_L10P_T1_32HR\nHP\nAH1718\n32AJ1918\nIO_L24N_T3_18C15\nHR\n32\nHP32IO_L3P_T0_DQS_32\n32\nAG17IO_L7P_T1_32E16\nIO_L10N_T1_32AJ1618\n32IO_L21P_T3_DQS_18 HR\nHPIO_25_18HR\nF16\nAJ1832\n32IO_L3N_T0_DQS_32HP\nHPHR\nIO_L11P_T1_SRCC_32HP\nHP18\n32C14\nAJ17\nHPIO_L21N_T3_DQS_18\n117BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP32\n32\nIO_L24P_T3_32\n33HP\nAC14\nAA1333IO_L2N_T0_33Pin  Description\n32IO_L13N_T2_MRCC_32\nHP\nHP32\nAB8IO_L17P_T2_32\nIO_L20N_T3_32AC17\nIO_L24N_T3_32AB15\nHP\n33\nHP33Terminal  number  I/O  type\nIO_L3P_T0_DQS_33Y19\nY16\nAD8IO_L6N_T0_VREF_33AB19\nAA1232IO_L17N_T2_32\nIO_L21P_T3_DQS_32HP\nHP\nY1032AD14\nAB1333\n33AE18\nIO_L3N_T0_DQS_33HP\nHPIO_L14P_T2_SRCC_32\n32\nIO_L7P_T1_33HP\n32IO_L18P_T2_32\nAE15\nAB9\nHPIO_L21N_T3_DQS_32\n32\nIO_25_VRP_32HP\n33HP\nHP\nIO_L4P_T0_33Y15bank\nIO_L14N_T2_SRCC_32\nIO_L7N_T1_33Y18\nHP32\nHPHP\nHP32\nAA11IO_L22P_T3_32\nIO_0_VRN_33AC16\nHP33HP\n3332\nIO_L15P_T2_DQS_32\nHP\nIO_L8P_T1_33AC19\nAB1232\n32IO_L18N_T2_32\n32IO_L22N_T3_32\nIO_L1P_T0_33HP\nHP\nAB1033\nIO_L4N_T0_33AD17\nAA17IO_L15N_T2_DQS_32\nAA18\nHP32\nIO_L19P_T3_32\n32HP\nAE14\nAC9AC15\nAA10IO_L1N_T0_33\nHP33\nIO_L5P_T0_33HP\nHP\nAB1432\n33AA832\nIO_L19N_T3_VREF_32AB17\nHP\n32\nHP32IO_L23P_T3_32\n33\nAC10IO_L2P_T0_33AD16\nIO_L5N_T0_33AA1632\n33IO_L16P_T2_32 HP\nHPIO_L20P_T3_32HP\nAA15\nY1132\n33IO_L23N_T3_32HP\nHPHP\nIO_L6P_T0_33HP\nHP32\n33AB18\nY13\nHPIO_L16N_T2_32\n118BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP33\n33 AH12\n34HP\nAK1133\nIO_L11N_T1_SRCC_33\nAD2Pin  Description\n33IO_L15N_T2_DQS_33HP\nHP\n33\nHPIO_L19P_T3_33\nAJ13AH10\nAD13AK9\nHPIO_L8N_T1_33\n33\nIO_L12P_T1_MRCC_33Terminal  number  I/O  type\nIO_L23P_T3_33AD9\nAE1333\nIO_L1N_T0_34AD12\nAH14\n33IO_L19N_T3_VREF_33\nIO_L22P_T3_33HP\nHP\nHP33AK1033IO_L9P_T1_DQS_33\nIO_L12N_T1_MRCC_33AE8\nIO_L23N_T3_33HP33\nIO_L16P_T2_33\n33\nIO_L2P_T0_34HP\n33IO_L20P_T3_33AE10\nHP\nHPIO_L22N_T3_33\n34 AC6HPIO_L13P_T2_MRCC_33HP\nHP\nIO_L24P_T3_33AF1333\nIO_L16N_T2_33\nIO_L2N_T0_34AE9\nHP\n33\nHPHP\nHP\n34bank\nAJ12\nAD4AG933IO_L9N_T1_DQS_33\nHPIO_L13N_T2_MRCC_33\n33\nIO_L17P_T2_33HP\nIO_L3P_T0_DQS_34AD11\nHP33\n33IO_L20N_T3_33\n34AF12\nAD3HP33\n33IO_L10P_T1_33\nIO_L24N_T3_33AC12\nAH11IO_L17N_T2_33AE11\nHP33\nIO_L21P_T3_DQS_33\n33HP\nAF10\nHPAH933\nAC233IO_L10N_T1_33\nIO_25_VRP_33HP\nHP\nAK1433IO_L14P_T2_SRCC_33\nHP33\nIO_L21N_T3_DQS_33AG10\nHP\n33\nHP\n34AG12IO_L11P_T1_SRCC_33\n33\nAC1AC11\nIO_0_VRN_34AJ1133IO_L14N_T2_SRCC_33\nIO_L18P_T2_33HP\nHP\nAJ14HP\nAJ9\nHP33\n34AG13HP33 HP\nIO_L1P_T0_34HP33\n33IO_L15P_T2_DQS_33AF11\nAK13\nHPIO_L18N_T2_33\n119BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nHP34\n34 AG8\n34HP\nAF634\nIO_L6N_T0_VREF_34\nIO_L19N_T3_VREF_34Pin  Description\n34IO_L10N_T1_34HP\nHP\n34\nHPIO_L14P_T2_SRCC_34\nAJ2AF1\nAF7AE3\nHPIO_L3N_T0_DQS_34\n34\nIO_L7P_T1_34Terminal  number  I/O  type\nIO_L20P_T3_34AD6\nAH634\nIO_L22N_T3_34AF3\nAH2\n34IO_L14N_T2_SRCC_34\nAJ1HP\nHP\nHP34AG534IO_L4P_T0_34\nIO_L7N_T1_34AD1\nIO_L20N_T3_34HP34\nIO_L11P_T1_SRCC_34\n34\nIO_L23P_T3_34HP\n34IO_L15P_T2_DQS_34AG4\nHP\nHPIO_L17N_T2_34\n34 AG7HPIO_L8P_T1_34HP\nHP\nIO_L21P_T3_DQS_34AH534\nIO_L11N_T1_SRCC_34\nAK6AE6\nHP\n34\nHPHP\nHP\n34bank\nAK1\nAH7AE534IO_L4N_T0_34\nHPIO_L8N_T1_34\n34\nIO_L12P_T1_MRCC_34HP\nAJ8AF2\nHP34\n34IO_L15N_T2_DQS_34\n34AJ3 IO_L18P_T2_34HP34\n34IO_L5P_T0_34\nIO_L21N_T3_DQS_34AC5\nAH4IO_L12N_T1_MRCC_34AC7\nHP34\nIO_L16P_T2_34\n34HP\nAG3\nHPAF534\nIO_L18N_T2_3434IO_L5N_T0_34\nAJ7HP\nHP\nAG234IO_L9P_T1_DQS_34\nHP34\nIO_L16N_T2_34AE1\nHP\n34\nHP\n34AK3IO_L6P_T0_34\n34\nIO_L19P_T3_34AC4\nAJ6AJ434IO_L9N_T1_DQS_34\nIO_L13P_T2_MRCC_34HP\nHP\nIO_L17P_T2_34HP\nAE4\nHP34\n34AF8HP34 HP\nIO_L22P_T3_34HP34\n34IO_L10P_T1_34AD7\nAH1\nHPIO_L13N_T2_MRCC_34\n120BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nGTX115\n115\nMGTXRXN1_115\n115GTX\nU8\nL7116MGTXTXN3_116Pin  Description\n115IO_L23N_T3_34\nGTX\nGTX115\nL3MGTXRXN3_115\nMGTREFCLK0N_115U3\nMGTXTXP0_115R7\nGTX\n116\nGTX116Terminal  number  I/O  type\nMGTXRXN3_116AB7\nY5\nR4MGTREFCLK1N_116V5\nAA3115MGTXTXP2_115\nMGTRREF_115GTX\nGTX\nM1115V2\nN7116\n116AK8\nMGTXTXP2_116GTX\nGTXIO_L24P_T3_34\n115\nMGTREFCLK1P_116HP\n115MGTXRXP2_115\nR8\nM5\nGTXMGTREFCLK1N_115\n115\nMGTXRXP0_115GTX\n116HP\nGTX\nMGTXRXP2_116Y2bank\nIO_L24N_T3_34\nMGTXTXP1_116T2\nGTX115\nGTXGTX\nGTX115\nL8MGTREFCLK1P_115\nMGTXTXN0_115W8\nGTX116GTX\n11634\nIO_25_VRP_34\nGTX\nMGTXRXP1_116U4\nL4115\n115MGTXTXN2_115\n115MGTXTXP1_115\nMGTXRXN0_115GTX\nGTX\nN8116\nMGTXTXN2_116AK5\nY6MGTXTXP3_115\nV6\nGTX115\nMGTREFCLK0P_115\n115GTX\nW3\nM2U7\nP5MGTXTXP3_116\nGTX116\nMGTREFCLK0P_116HP\nGTX\nAA434\n116M6115\nMGTXRXN2_115W4\nGTX\n115\nGTX115MGTXRXP1_115\n116\nN4MGTXRXP3_116AK4\nMGTXRXN2_116V134\n116MGTXRXP3_115 GTX\nGTXMGTAVTTRCAL_115GTX\nW7\nP6115\n115MGTXTXN1_115GTX\nGTXHP\nMGTREFCLK0N_116GTX\nGTX34\n116T1\nY1\nGTXMGTXTXN3_115\n121BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nGTX117\n117\nMGTXRXN1_117\n117GTX\nJ8\nC7118MGTXTXN3_118Pin  Description\n116MGTXTXN1_116\nGTX\nGTX117\nA3MGTXRXP3_117\nMGTXRXN2_117H2\nMGTXTXP0_117G3\nGTX\n118\nGTX118Terminal  number  I/O  type\nMGTXRXN3_118T6\nH5\nD6MGTREFCLK1N_118F6\nK5117MGTXTXN3_117\nMGTREFCLK0N_117GTX\nGTX\nB1117J4\nE7118\n118N3\nMGTXTXP2_118GTX\nGTXMGTXRXN1_116\n116\nMGTREFCLK1P_118GTX\n117MGTXRXN3_117\nG4\nA7\nGTXMGTREFCLK1N_117\n117\nMGTXRXP0_117GTX\n118GTX\nGTX\nMGTXRXP2_118K2bank\nMGTXTXP0_116\nMGTXTXP1_118P1\nGTX117\nGTXGTX\nGTX117\nC8MGTREFCLK1P_117\nMGTXTXN0_117G7\nGTX118GTX\n118116\nMGTXRXP0_116\nGTX\nMGTXRXP1_118F1\nA4117\n117MGTXTXP2_117\n117MGTXTXP1_117\nMGTXRXN0_117GTX\nGTX\nE8118\nMGTXTXN2_118R3\nH6MGTXTXN0_116\nT5\nGTX117\nMGTXRXP2_117\n117GTX\nH1\nB2J7\nB5MGTXTXP3_118\nGTX118\nMGTREFCLK0P_118GTX\nGTX\nK6116\n118A8117\nMGTXTXN2_117F5\nGTX\n117\nGTX117MGTXRXP1_117\n118\nC4MGTXRXP3_118P2\nMGTXRXN2_118J3116\n118MGTXRXN0_116 GTX\nGTXMGTREFCLK0P_117GTX\nG8\nB6117\n117MGTXTXN1_117GTX\nGTXGTX\nMGTREFCLK0N_118GTX\nGTX116\n118F2\nK1\nGTXMGTXTXP3_117\n122BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNANA\nNA\nMGTA  VTT\nNANA\nNA\nU16NAMGTA  VTTPin  Description\n118MGTXTXN1_118\nNA\nNANA\nR5MGTA  VCC\nMGTVCCAUXK7\nMGTA  VTTV7\nD3\nNA\nNANATerminal  number  I/O  type\nMGTA  VTTE4\nH3\nA2VCCBRAMNA\nM3NAMGTA  VCC\nMGTA  VTTNA\nNA\nW5NAE5\nW16NA\nNAC3\nMGTA  VTTNA\nNAMGTXRXN1_118\n118\nGNDGTX\nNAMGTA  VCC\nM7\nT3\nNAMGTA  VTT\nNA\nMGTA  VTTNA\nNAGTX\nNA\nMGTA  VTTJ5bank\nMGTXTXP0_118\nGNDD1\nD7NA\nNANA\nNANA\nN16MGTA  VTT\nMGTA  VTTB3\nNANANA\nNA118\nMGTXRXP0_118\nGTX\nGNDNA\nNANA\nNAMGTA  VCC\nNAMGTA  VTT\nMGTA  VTTNA\nNA\nA1NA\nMGTA  VTTD5\nF3MGTXTXN0_118\nE3\nN5NA\nMGTA  VCC\nNAF7\nP7\nU5C5\nR16MGTA  VTT\nNANA\nVCCBRAMGTX\nNA\nK3118\nNANANA\nMGTA  VCCH7\nNA\nNA\nNANAMGTA  VTT\nNA\nA14MGTA  VTTD2\nVCCBRAMG5118\nNAMGTXRXN0_118 GTX\nNAMGTVCCAUXNA\nT7\nV3NA\nNAMGTA  VTTNA\nNAGTX\nVCCBRAMNA\nNA118\nNAB7\nL5\nP3MGTA  VCC\n123BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nNAGND\nGNDAC18bank\nNAPin  Description\nNANA\nGNDNA\nAF9AA5\nNA\nNA GND\nNA GND\nGNDNANANA GND\nNAGNDA5\nAD25\nAK17GNDAA14\nNANA\nNA GNDNA\nAB21\nAH13\nGNDAC28\nNANA GND\nNANA\nNANA\nAE22\nAK27GND\nAG16NA\nGNDAA6\nNA\nNA\nNA NA GNDNA GND\nGND NAA6\nAD5NA\nAK7GND\nGND\nNANA\nGNDNA\nAH23AB3\nNA\nNA GNDNA\nNANA\nNA\nNANA GND\nB11GNDAA2\nAF19\nNANA\nNANA\nNA GNDNA\nAC8\nNA\nNAGND\nGNDNA GNDNA\nNANA\nAG26GND\nGNDAA7\nGNDAB4\nNANA\nNAAJ10GNDTerminal  number  I/O  type\nA9\nAE12NA\nAA24\nAF29NA GND\nGND\nNANA\nAH3NA\nNAAD15\nNAGND\nAJ20A24\nNANA\nNA GNDNA\nNA GND\nGNDAB11\nAG6\nNANA\nGNDNAGND\nAJ30NA\nNA\nAE2NA\nGNDAA1\nNA\nNA\n124BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nH23GND\nGNDE1\nH9NAPin  Description\nNANA\nGNDNA\nG1NANA\nNA\nGND\nNA\nGND\nGNDNANA\nNAGND\nNAGNDB4\nE6\nNAGNDC18\nNANA\nNA\nGNDC6\nD4\nG6\nGNDE12\nH4\nJ1GND\nNANA\nNANA\nF4\nNAGND\nG16NA\nGNDC9\nNA\nNA\nNANA\nGND\nJ10GND\nGNDNAB8\nE9NA\nNAGND\nGND\nNANA\nGNDNA\nG9D8\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDC2\nF8\nNANA\nNANA\nNA\nGNDNA\nNA\nH8NAGND\nGNDNA\nGNDNA\nNANA\nG2GND\nGNDD15\nGNDD9\nNAE2\nNANAGNDTerminal  number  I/O  type\nB9\nF19\nJ2NA\nF9NA\nGND\nGND\nNANA\nH13NA\nNAE22\nNAGND\nNAB21\nNA\nNANA\nGNDNA\nNA\nGND\nGNDD25\nG26\nNANA\nGNDNAGND\nNANA\nNA\nF29bank\nGNDC1\nC28NA\n125BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nP12GND\nGNDM12\nP25NAPin  Description\nNANA\nGNDNA\nN15NANA\nNA\nGND\nNA\nGND\nGNDNANA\nNAGND\nNAGNDJ30\nM21\nNAGNDK27\nNANA\nNA\nGNDK9\nL24\nN6\nGNDM14\nP16\nP4GND\nNANA\nNANA\nN1\nNAGND\nN17NA\nGNDL1\nNA\nNA\nNANA\nGND\nP8GND\nGNDNAJ6\nM4NA\nNAGND\nGND\nNANA\nGNDNA\nN9L6\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDK4\nN11\nNANA\nNANA\nNA\nGNDNA\nNA\nP18NAGND\nGNDNA\nGNDNA\nNANA\nN2GND\nGNDL14\nGNDL9\nNAM16\nNANAGNDTerminal  number  I/O  type\nJ9\nM8\nP9NA\nN13NA\nGND\nGND\nNANA\nP10NA\nNAM18\nNAGND\nNAJ20\nNA\nNANA\nGNDNA\nNA\nGND\nGNDL2\nN28\nNANA\nGNDNAGND\nNANA\nNA\nM9bank\nGNDK17\nK8NA\n126BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA\nNANA\nW1GND\nGNDT8\nNANAPin  Description\nNANA\nGNDNA\nV14NANA\nNA\nGND\nNA\nGND\nGNDNANA\nNAGND\nNAGNDR11\nU17\nNAGNDR22\nNANA\nNA\nGNDT10\nT19\nV4\nGNDU1\nW11\nW17GND\nNANA\nNANA\nU9\nNAGND\nV16NA\nGNDT12\nNA\nNA\nNANA\nGND\nW2GND\nGNDNAR13\nU2NA\nNAGND\nGND\nNANA\nGNDNA\nV8T29\nNA\nNA\nGNDNA\nNANA\nNANANA\nGND\nNAGNDR6\nV10\nNANA\nNANA\nNA\nGNDNA\nNA\nW13NAGND\nGNDNA\nGNDNA\nNANA\nV18GND\nGNDT16\nGNDT4\nNAU11\nNANAGNDTerminal  number  I/O  type\nR17\nU26\nW20NA\nV12NA\nGND\nGND\nNANA\nV9NA\nW15U13\nNAGND\nNAR1\nNA\nNANA\nGNDNA\nNA\nGND\nGNDT18\nV23\nNANA\nGNDNAGND\nNANA\nNA\nU6bank\nGNDR2\nR9NA\n127BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nN10\nV17\nV13NA\nNAVCCINTTerminal  number  I/O  type\nN18\nAB16NAPin  Description\nU10NA\nVCCINTNA\nNANA\nNA\nNA\nVCCINT\nNA\nVCCINTW30\nV11P11\nNAGND\nNAGNDNA\nNA\nVCCAUX_IO_G0VCCINTY7\nW18NA\nNA\nVCCINTM13\nNA\nNANA\nNA\nNAbank\nGND\nNAY27\nR18NA\nNA\nVCCAUX_IO_G0GND\nNANA\nVCCINTNA\nN12\nNA\nV15NA\nVCCAUXNA\nGNDW6\nNANA\nNANA\nVCCO_32GND\nVCCINT\nU12NA\nVCCINTM15\nNANA\nNA\nNA\nVCCAUXP17\nNAY3NA\nT11NA\nVCCINT\nVCCO_32VCCINTY8\nNA\nP13NA\nW14NA\nNA\nVCCAUXN14\nNA\nW10 NAGNDNA\nNA\nVCCINTY9\nU18NA\nNAVCCINT\nVCCINTNA\nVCCAUXNA\nNAR10\nAA19 32GNDW9\nNA\nNANA\nNA\nNANA\nVCCINT\nVCCINT\nT13M17\nNANA\nNANA\nNAGND\n32NA\nT17NA\nNA\nVCCINTY4\nNA\nVCCINT\nVCCINTNA\nNA\nW12NA\nVCCAUXNAGND\nVCCAUX_IO_G0Y17\nR12\nNANA\nVCCINTNA\nM11\nNA\n128BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA34\n12\nVCCO_12\n13NA\nAC23\nJ2514VCCO_13Pin  Description\n33VCCO_32\nNA\nNA34\nAJ25VCCO_33\nVCCO_34AC3\nVCCO_12AH8\nNA\n13\nNA14Terminal  number  I/O  type\nVCCO_14AJ15\nAK22\nN23VCCO_15AG11\nAD3034VCCO_33\nVCCO_34NA\nNA\nU2112AD20\nNA13\n14AE17\nVCCO_14NA\nNAVCCO_32\n33\nVCCO_15NA\n34VCCO_33\nAE7\nP30\nNAVCCO_34\n12\nVCCO_13NA\n15NA\nNA\nVCCO_14Y22bank\nVCCO_32\nVCCO_15AA9\nNA33\nNANA\nNA12\nV28VCCO_12\nVCCO_13AJ5\nK2213NA\n1532\nVCCO_32\nNA\nVCCO_15AK12\nAE2733\n34VCCO_34\n12VCCO_12\nVCCO_13NA\nNA\nNA14\nVCCO_14AF14\nAF24VCCO_33\nAC13\nNA33\nVCCO_34\n34NA\nAF4\nR27AK2\nW25VCCO_13\nL2914\nVCCO_14NA\nNA\nAA2932\n15AH2833\nVCCO_34Y12\nNA\n34\nNA13VCCO_12\n14\nM26VCCO_13AH18\nVCCO_14AG2132\n15VCCO_33 NA\nNAVCCO_34NA\nAG1\nT2412\n13VCCO_12NA\nNANA\nVCCO_15NA\nNA32\n15AD10\nAB26\nNAVCCO_33\n129BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\nNA\nNA L19E27\nF1416VCCO_16\nVCCO_18NATerminal  number  I/O  type\nG21C23\nAB617\nD10NA\nVCCO_1716\n0VCCO_16NA\nNANA 17bank\n18VCCO_17\nNA18VCCO_17\nNANA\nNAA1916VCCO_15\nVCCO_18Pin  Description\nVCCO_18NA16\nNA17\n18VCCO_16\nVCCO_0A29\nJ15D20NANA\nNAH18\nT918VCCO_17D30\nNAH2816\n0NANA\nVCCO_18\nNA17\n18VCCO_16\nVCCO_17F2416\nC1317VCCO_16\nVCCO_0G1116VCCO_16\nVCCO_18B16P20\nNANA\n17VCCO_17\nVCCO_18NA\nVCCO_16\nE17B26\nK1217\n18VCCO_1715\n130BC  7  K  series  high-performance  industrial-grade  FPGAMachine Translated by Google\n'}]
!==============================================================================!
### Component Summary: BC7K325TABG900I

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage: 1.0V
  - I/O Supply Voltage: 1.2V to 3.3V
  - Auxiliary Supply Voltage: 1.0V to 1.8V
  - BRAM Supply Voltage: 1.1V to 1.35V

- **Current Ratings:**
  - Maximum Power Consumption: 10W
  - Maximum Power Consumption (per high-speed serial interface): 2W

- **Power Consumption:**
  - Core Power Consumption: 10W (max)
  - I/O Power Consumption: Varies based on configuration and usage.

- **Operating Temperature Range:**
  - Industrial Grade: -40°C to +100°C
  - Extended Temperature Range: -55°C to +125°C (for the "EI" variant)

- **Package Type:**
  - 900-ball PBGA (Plastic Ball Grid Array)

- **Special Features:**
  - High-speed serial transceiver (GTX) with a maximum data transmission rate of 10.3125 Gbps.
  - Integrated PCI Express module compliant with PCI Express Basic Specification 2.1.
  - Supports partial reconfiguration and includes a user-configurable analog interface (XADC) with 12-bit resolution.
  - Supports 256-bit AES encryption and HMAC/SHA-256 authentication.
  - Low power consumption mode for optimized inter-chip connections.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description of the Component:
The **BC7K325TABG900I** is a high-performance, industrial-grade Field Programmable Gate Array (FPGA) designed for a variety of applications requiring flexible logic configurations and high-speed processing capabilities. It features a rich set of programmable logic resources, including configurable logic blocks (CLBs), digital signal processing (DSP) slices, and extensive memory options, making it suitable for complex digital designs.

#### Typical Applications:
- **Communication Systems:** Used in high-speed data transmission applications, including Ethernet and PCI Express interfaces.
- **Signal Processing:** Ideal for applications in digital signal processing, image processing, and complex mathematical computations.
- **Embedded Systems:** Can be utilized in embedded systems for control processing, logic control, and data processing tasks.
- **Industrial Automation:** Suitable for applications in industrial automation and control systems due to its robustness and wide operating temperature range.
- **Data Acquisition:** The integrated XADC allows for real-time data acquisition and monitoring of system parameters.

This FPGA is particularly advantageous in scenarios where high performance, flexibility, and reliability are critical, such as in telecommunications, automotive, and aerospace applications.