{"sections":[],"kind":"article","topicSections":[{"generated":true,"title":"Operators","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/!=(_:_:)"]}],"metadata":{"role":"collectionGroup","title":"Equatable Implementations","modules":[{"name":"VHDLParsing"}],"roleHeading":"API Collection"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/portsignal\/equatable-implementations"]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/Equatable-Implementations","interfaceLanguage":"swift"},"schemaVersion":{"minor":3,"patch":0,"major":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal":{"title":"PortSignal","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortSignal"}],"abstract":[{"text":"An external signal is equivalent to an external variable (or parameter) in an LLFSM.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PortSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/portsignal","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal/!=(_:_:)":{"url":"\/documentation\/vhdlparsing\/portsignal\/!=(_:_:)","kind":"symbol","type":"topic","abstract":[],"title":"!=(_:_:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal\/!=(_:_:)","role":"symbol"}}}