// esp32SPIHardware_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 20.1 711

`timescale 1 ps / 1 ps
module esp32SPIHardware_mm_interconnect_0 (
		input  wire        dram_clks_pll_sys_clk_clk,                                     //                             dram_clks_pll_sys_clk.clk
		input  wire        nios2_cpu_reset_reset_bridge_in_reset_reset,                   //             nios2_cpu_reset_reset_bridge_in_reset.reset
		input  wire [27:0] nios2_cpu_data_master_address,                                 //                             nios2_cpu_data_master.address
		output wire        nios2_cpu_data_master_waitrequest,                             //                                                  .waitrequest
		input  wire [3:0]  nios2_cpu_data_master_byteenable,                              //                                                  .byteenable
		input  wire        nios2_cpu_data_master_read,                                    //                                                  .read
		output wire [31:0] nios2_cpu_data_master_readdata,                                //                                                  .readdata
		output wire        nios2_cpu_data_master_readdatavalid,                           //                                                  .readdatavalid
		input  wire        nios2_cpu_data_master_write,                                   //                                                  .write
		input  wire [31:0] nios2_cpu_data_master_writedata,                               //                                                  .writedata
		input  wire        nios2_cpu_data_master_debugaccess,                             //                                                  .debugaccess
		input  wire [27:0] nios2_cpu_instruction_master_address,                          //                      nios2_cpu_instruction_master.address
		output wire        nios2_cpu_instruction_master_waitrequest,                      //                                                  .waitrequest
		input  wire        nios2_cpu_instruction_master_read,                             //                                                  .read
		output wire [31:0] nios2_cpu_instruction_master_readdata,                         //                                                  .readdata
		output wire        nios2_cpu_instruction_master_readdatavalid,                    //                                                  .readdatavalid
		output wire [0:0]  accelerometer_avalon_accelerometer_spi_mode_slave_address,     // accelerometer_avalon_accelerometer_spi_mode_slave.address
		output wire        accelerometer_avalon_accelerometer_spi_mode_slave_write,       //                                                  .write
		output wire        accelerometer_avalon_accelerometer_spi_mode_slave_read,        //                                                  .read
		input  wire [7:0]  accelerometer_avalon_accelerometer_spi_mode_slave_readdata,    //                                                  .readdata
		output wire [7:0]  accelerometer_avalon_accelerometer_spi_mode_slave_writedata,   //                                                  .writedata
		output wire [0:0]  accelerometer_avalon_accelerometer_spi_mode_slave_byteenable,  //                                                  .byteenable
		input  wire        accelerometer_avalon_accelerometer_spi_mode_slave_waitrequest, //                                                  .waitrequest
		output wire [24:0] dram_controller_s1_address,                                    //                                dram_controller_s1.address
		output wire        dram_controller_s1_write,                                      //                                                  .write
		output wire        dram_controller_s1_read,                                       //                                                  .read
		input  wire [15:0] dram_controller_s1_readdata,                                   //                                                  .readdata
		output wire [15:0] dram_controller_s1_writedata,                                  //                                                  .writedata
		output wire [1:0]  dram_controller_s1_byteenable,                                 //                                                  .byteenable
		input  wire        dram_controller_s1_readdatavalid,                              //                                                  .readdatavalid
		input  wire        dram_controller_s1_waitrequest,                                //                                                  .waitrequest
		output wire        dram_controller_s1_chipselect,                                 //                                                  .chipselect
		output wire [2:0]  esp32_spi_spi_control_port_address,                            //                        esp32_spi_spi_control_port.address
		output wire        esp32_spi_spi_control_port_write,                              //                                                  .write
		output wire        esp32_spi_spi_control_port_read,                               //                                                  .read
		input  wire [31:0] esp32_spi_spi_control_port_readdata,                           //                                                  .readdata
		output wire [31:0] esp32_spi_spi_control_port_writedata,                          //                                                  .writedata
		output wire        esp32_spi_spi_control_port_chipselect,                         //                                                  .chipselect
		output wire [0:0]  jtag_avalon_jtag_slave_address,                                //                            jtag_avalon_jtag_slave.address
		output wire        jtag_avalon_jtag_slave_write,                                  //                                                  .write
		output wire        jtag_avalon_jtag_slave_read,                                   //                                                  .read
		input  wire [31:0] jtag_avalon_jtag_slave_readdata,                               //                                                  .readdata
		output wire [31:0] jtag_avalon_jtag_slave_writedata,                              //                                                  .writedata
		input  wire        jtag_avalon_jtag_slave_waitrequest,                            //                                                  .waitrequest
		output wire        jtag_avalon_jtag_slave_chipselect,                             //                                                  .chipselect
		output wire [8:0]  nios2_cpu_debug_mem_slave_address,                             //                         nios2_cpu_debug_mem_slave.address
		output wire        nios2_cpu_debug_mem_slave_write,                               //                                                  .write
		output wire        nios2_cpu_debug_mem_slave_read,                                //                                                  .read
		input  wire [31:0] nios2_cpu_debug_mem_slave_readdata,                            //                                                  .readdata
		output wire [31:0] nios2_cpu_debug_mem_slave_writedata,                           //                                                  .writedata
		output wire [3:0]  nios2_cpu_debug_mem_slave_byteenable,                          //                                                  .byteenable
		input  wire        nios2_cpu_debug_mem_slave_waitrequest,                         //                                                  .waitrequest
		output wire        nios2_cpu_debug_mem_slave_debugaccess,                         //                                                  .debugaccess
		output wire [2:0]  sys_clk_s1_address,                                            //                                        sys_clk_s1.address
		output wire        sys_clk_s1_write,                                              //                                                  .write
		input  wire [15:0] sys_clk_s1_readdata,                                           //                                                  .readdata
		output wire [15:0] sys_clk_s1_writedata,                                          //                                                  .writedata
		output wire        sys_clk_s1_chipselect,                                         //                                                  .chipselect
		output wire [2:0]  timer_1_s1_address,                                            //                                        timer_1_s1.address
		output wire        timer_1_s1_write,                                              //                                                  .write
		input  wire [15:0] timer_1_s1_readdata,                                           //                                                  .readdata
		output wire [15:0] timer_1_s1_writedata,                                          //                                                  .writedata
		output wire        timer_1_s1_chipselect,                                         //                                                  .chipselect
		output wire [2:0]  timer_2_s1_address,                                            //                                        timer_2_s1.address
		output wire        timer_2_s1_write,                                              //                                                  .write
		input  wire [15:0] timer_2_s1_readdata,                                           //                                                  .readdata
		output wire [15:0] timer_2_s1_writedata,                                          //                                                  .writedata
		output wire        timer_2_s1_chipselect                                          //                                                  .chipselect
	);

	wire          nios2_cpu_data_master_translator_avalon_universal_master_0_waitrequest;                // nios2_cpu_data_master_agent:av_waitrequest -> nios2_cpu_data_master_translator:uav_waitrequest
	wire   [31:0] nios2_cpu_data_master_translator_avalon_universal_master_0_readdata;                   // nios2_cpu_data_master_agent:av_readdata -> nios2_cpu_data_master_translator:uav_readdata
	wire          nios2_cpu_data_master_translator_avalon_universal_master_0_debugaccess;                // nios2_cpu_data_master_translator:uav_debugaccess -> nios2_cpu_data_master_agent:av_debugaccess
	wire   [27:0] nios2_cpu_data_master_translator_avalon_universal_master_0_address;                    // nios2_cpu_data_master_translator:uav_address -> nios2_cpu_data_master_agent:av_address
	wire          nios2_cpu_data_master_translator_avalon_universal_master_0_read;                       // nios2_cpu_data_master_translator:uav_read -> nios2_cpu_data_master_agent:av_read
	wire    [3:0] nios2_cpu_data_master_translator_avalon_universal_master_0_byteenable;                 // nios2_cpu_data_master_translator:uav_byteenable -> nios2_cpu_data_master_agent:av_byteenable
	wire          nios2_cpu_data_master_translator_avalon_universal_master_0_readdatavalid;              // nios2_cpu_data_master_agent:av_readdatavalid -> nios2_cpu_data_master_translator:uav_readdatavalid
	wire          nios2_cpu_data_master_translator_avalon_universal_master_0_lock;                       // nios2_cpu_data_master_translator:uav_lock -> nios2_cpu_data_master_agent:av_lock
	wire          nios2_cpu_data_master_translator_avalon_universal_master_0_write;                      // nios2_cpu_data_master_translator:uav_write -> nios2_cpu_data_master_agent:av_write
	wire   [31:0] nios2_cpu_data_master_translator_avalon_universal_master_0_writedata;                  // nios2_cpu_data_master_translator:uav_writedata -> nios2_cpu_data_master_agent:av_writedata
	wire    [2:0] nios2_cpu_data_master_translator_avalon_universal_master_0_burstcount;                 // nios2_cpu_data_master_translator:uav_burstcount -> nios2_cpu_data_master_agent:av_burstcount
	wire          nios2_cpu_instruction_master_translator_avalon_universal_master_0_waitrequest;         // nios2_cpu_instruction_master_agent:av_waitrequest -> nios2_cpu_instruction_master_translator:uav_waitrequest
	wire   [31:0] nios2_cpu_instruction_master_translator_avalon_universal_master_0_readdata;            // nios2_cpu_instruction_master_agent:av_readdata -> nios2_cpu_instruction_master_translator:uav_readdata
	wire          nios2_cpu_instruction_master_translator_avalon_universal_master_0_debugaccess;         // nios2_cpu_instruction_master_translator:uav_debugaccess -> nios2_cpu_instruction_master_agent:av_debugaccess
	wire   [27:0] nios2_cpu_instruction_master_translator_avalon_universal_master_0_address;             // nios2_cpu_instruction_master_translator:uav_address -> nios2_cpu_instruction_master_agent:av_address
	wire          nios2_cpu_instruction_master_translator_avalon_universal_master_0_read;                // nios2_cpu_instruction_master_translator:uav_read -> nios2_cpu_instruction_master_agent:av_read
	wire    [3:0] nios2_cpu_instruction_master_translator_avalon_universal_master_0_byteenable;          // nios2_cpu_instruction_master_translator:uav_byteenable -> nios2_cpu_instruction_master_agent:av_byteenable
	wire          nios2_cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid;       // nios2_cpu_instruction_master_agent:av_readdatavalid -> nios2_cpu_instruction_master_translator:uav_readdatavalid
	wire          nios2_cpu_instruction_master_translator_avalon_universal_master_0_lock;                // nios2_cpu_instruction_master_translator:uav_lock -> nios2_cpu_instruction_master_agent:av_lock
	wire          nios2_cpu_instruction_master_translator_avalon_universal_master_0_write;               // nios2_cpu_instruction_master_translator:uav_write -> nios2_cpu_instruction_master_agent:av_write
	wire   [31:0] nios2_cpu_instruction_master_translator_avalon_universal_master_0_writedata;           // nios2_cpu_instruction_master_translator:uav_writedata -> nios2_cpu_instruction_master_agent:av_writedata
	wire    [2:0] nios2_cpu_instruction_master_translator_avalon_universal_master_0_burstcount;          // nios2_cpu_instruction_master_translator:uav_burstcount -> nios2_cpu_instruction_master_agent:av_burstcount
	wire    [7:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_readdata;                   // accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_readdata -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_readdata
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_waitrequest;                // accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_waitrequest -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_waitrequest
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_debugaccess;                // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_debugaccess -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_debugaccess
	wire   [27:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_address;                    // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_address -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_address
	wire    [0:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_byteenable;                 // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_byteenable -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_byteenable
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_read;                       // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_read -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_read
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_readdatavalid;              // accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_readdatavalid -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_readdatavalid
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_lock;                       // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_lock -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_lock
	wire    [7:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_writedata;                  // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_writedata -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_writedata
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_write;                      // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_write -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_write
	wire    [0:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_burstcount;                 // accelerometer_avalon_accelerometer_spi_mode_slave_agent:m0_burstcount -> accelerometer_avalon_accelerometer_spi_mode_slave_translator:uav_burstcount
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_valid;               // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_source_valid -> accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_valid
	wire   [77:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_data;                // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_source_data -> accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_data
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_ready;               // accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_ready -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_source_ready
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_startofpacket;       // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_source_startofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_startofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_endofpacket;         // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_source_endofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:in_endofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_valid;            // accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_valid -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_sink_valid
	wire   [77:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_data;             // accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_data -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_sink_data
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_ready;            // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_sink_ready -> accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_ready
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_startofpacket;    // accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_startofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_sink_startofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_endofpacket;      // accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo:out_endofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rf_sink_endofpacket
	wire   [31:0] jtag_avalon_jtag_slave_agent_m0_readdata;                                              // jtag_avalon_jtag_slave_translator:uav_readdata -> jtag_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_avalon_jtag_slave_agent_m0_waitrequest;                                           // jtag_avalon_jtag_slave_translator:uav_waitrequest -> jtag_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_avalon_jtag_slave_agent_m0_debugaccess;                                           // jtag_avalon_jtag_slave_agent:m0_debugaccess -> jtag_avalon_jtag_slave_translator:uav_debugaccess
	wire   [27:0] jtag_avalon_jtag_slave_agent_m0_address;                                               // jtag_avalon_jtag_slave_agent:m0_address -> jtag_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_avalon_jtag_slave_agent_m0_byteenable;                                            // jtag_avalon_jtag_slave_agent:m0_byteenable -> jtag_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_avalon_jtag_slave_agent_m0_read;                                                  // jtag_avalon_jtag_slave_agent:m0_read -> jtag_avalon_jtag_slave_translator:uav_read
	wire          jtag_avalon_jtag_slave_agent_m0_readdatavalid;                                         // jtag_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_avalon_jtag_slave_agent_m0_lock;                                                  // jtag_avalon_jtag_slave_agent:m0_lock -> jtag_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_avalon_jtag_slave_agent_m0_writedata;                                             // jtag_avalon_jtag_slave_agent:m0_writedata -> jtag_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_avalon_jtag_slave_agent_m0_write;                                                 // jtag_avalon_jtag_slave_agent:m0_write -> jtag_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_avalon_jtag_slave_agent_m0_burstcount;                                            // jtag_avalon_jtag_slave_agent:m0_burstcount -> jtag_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_avalon_jtag_slave_agent_rf_source_valid;                                          // jtag_avalon_jtag_slave_agent:rf_source_valid -> jtag_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [104:0] jtag_avalon_jtag_slave_agent_rf_source_data;                                           // jtag_avalon_jtag_slave_agent:rf_source_data -> jtag_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_avalon_jtag_slave_agent_rf_source_ready;                                          // jtag_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_avalon_jtag_slave_agent_rf_source_startofpacket;                                  // jtag_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_avalon_jtag_slave_agent_rf_source_endofpacket;                                    // jtag_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_avalon_jtag_slave_agent_rsp_fifo_out_valid;                                       // jtag_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_avalon_jtag_slave_agent:rf_sink_valid
	wire  [104:0] jtag_avalon_jtag_slave_agent_rsp_fifo_out_data;                                        // jtag_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_avalon_jtag_slave_agent_rsp_fifo_out_ready;                                       // jtag_avalon_jtag_slave_agent:rf_sink_ready -> jtag_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;                               // jtag_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;                                 // jtag_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                                 // cmd_mux_001:src_valid -> jtag_avalon_jtag_slave_agent:cp_valid
	wire  [103:0] cmd_mux_001_src_data;                                                                  // cmd_mux_001:src_data -> jtag_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                                 // jtag_avalon_jtag_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [7:0] cmd_mux_001_src_channel;                                                               // cmd_mux_001:src_channel -> jtag_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                         // cmd_mux_001:src_startofpacket -> jtag_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                           // cmd_mux_001:src_endofpacket -> jtag_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] nios2_cpu_debug_mem_slave_agent_m0_readdata;                                           // nios2_cpu_debug_mem_slave_translator:uav_readdata -> nios2_cpu_debug_mem_slave_agent:m0_readdata
	wire          nios2_cpu_debug_mem_slave_agent_m0_waitrequest;                                        // nios2_cpu_debug_mem_slave_translator:uav_waitrequest -> nios2_cpu_debug_mem_slave_agent:m0_waitrequest
	wire          nios2_cpu_debug_mem_slave_agent_m0_debugaccess;                                        // nios2_cpu_debug_mem_slave_agent:m0_debugaccess -> nios2_cpu_debug_mem_slave_translator:uav_debugaccess
	wire   [27:0] nios2_cpu_debug_mem_slave_agent_m0_address;                                            // nios2_cpu_debug_mem_slave_agent:m0_address -> nios2_cpu_debug_mem_slave_translator:uav_address
	wire    [3:0] nios2_cpu_debug_mem_slave_agent_m0_byteenable;                                         // nios2_cpu_debug_mem_slave_agent:m0_byteenable -> nios2_cpu_debug_mem_slave_translator:uav_byteenable
	wire          nios2_cpu_debug_mem_slave_agent_m0_read;                                               // nios2_cpu_debug_mem_slave_agent:m0_read -> nios2_cpu_debug_mem_slave_translator:uav_read
	wire          nios2_cpu_debug_mem_slave_agent_m0_readdatavalid;                                      // nios2_cpu_debug_mem_slave_translator:uav_readdatavalid -> nios2_cpu_debug_mem_slave_agent:m0_readdatavalid
	wire          nios2_cpu_debug_mem_slave_agent_m0_lock;                                               // nios2_cpu_debug_mem_slave_agent:m0_lock -> nios2_cpu_debug_mem_slave_translator:uav_lock
	wire   [31:0] nios2_cpu_debug_mem_slave_agent_m0_writedata;                                          // nios2_cpu_debug_mem_slave_agent:m0_writedata -> nios2_cpu_debug_mem_slave_translator:uav_writedata
	wire          nios2_cpu_debug_mem_slave_agent_m0_write;                                              // nios2_cpu_debug_mem_slave_agent:m0_write -> nios2_cpu_debug_mem_slave_translator:uav_write
	wire    [2:0] nios2_cpu_debug_mem_slave_agent_m0_burstcount;                                         // nios2_cpu_debug_mem_slave_agent:m0_burstcount -> nios2_cpu_debug_mem_slave_translator:uav_burstcount
	wire          nios2_cpu_debug_mem_slave_agent_rf_source_valid;                                       // nios2_cpu_debug_mem_slave_agent:rf_source_valid -> nios2_cpu_debug_mem_slave_agent_rsp_fifo:in_valid
	wire  [104:0] nios2_cpu_debug_mem_slave_agent_rf_source_data;                                        // nios2_cpu_debug_mem_slave_agent:rf_source_data -> nios2_cpu_debug_mem_slave_agent_rsp_fifo:in_data
	wire          nios2_cpu_debug_mem_slave_agent_rf_source_ready;                                       // nios2_cpu_debug_mem_slave_agent_rsp_fifo:in_ready -> nios2_cpu_debug_mem_slave_agent:rf_source_ready
	wire          nios2_cpu_debug_mem_slave_agent_rf_source_startofpacket;                               // nios2_cpu_debug_mem_slave_agent:rf_source_startofpacket -> nios2_cpu_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          nios2_cpu_debug_mem_slave_agent_rf_source_endofpacket;                                 // nios2_cpu_debug_mem_slave_agent:rf_source_endofpacket -> nios2_cpu_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_valid;                                    // nios2_cpu_debug_mem_slave_agent_rsp_fifo:out_valid -> nios2_cpu_debug_mem_slave_agent:rf_sink_valid
	wire  [104:0] nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_data;                                     // nios2_cpu_debug_mem_slave_agent_rsp_fifo:out_data -> nios2_cpu_debug_mem_slave_agent:rf_sink_data
	wire          nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_ready;                                    // nios2_cpu_debug_mem_slave_agent:rf_sink_ready -> nios2_cpu_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                            // nios2_cpu_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> nios2_cpu_debug_mem_slave_agent:rf_sink_startofpacket
	wire          nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                              // nios2_cpu_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> nios2_cpu_debug_mem_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                                 // cmd_mux_002:src_valid -> nios2_cpu_debug_mem_slave_agent:cp_valid
	wire  [103:0] cmd_mux_002_src_data;                                                                  // cmd_mux_002:src_data -> nios2_cpu_debug_mem_slave_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                                 // nios2_cpu_debug_mem_slave_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [7:0] cmd_mux_002_src_channel;                                                               // cmd_mux_002:src_channel -> nios2_cpu_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                         // cmd_mux_002:src_startofpacket -> nios2_cpu_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                           // cmd_mux_002:src_endofpacket -> nios2_cpu_debug_mem_slave_agent:cp_endofpacket
	wire   [15:0] dram_controller_s1_agent_m0_readdata;                                                  // dram_controller_s1_translator:uav_readdata -> dram_controller_s1_agent:m0_readdata
	wire          dram_controller_s1_agent_m0_waitrequest;                                               // dram_controller_s1_translator:uav_waitrequest -> dram_controller_s1_agent:m0_waitrequest
	wire          dram_controller_s1_agent_m0_debugaccess;                                               // dram_controller_s1_agent:m0_debugaccess -> dram_controller_s1_translator:uav_debugaccess
	wire   [27:0] dram_controller_s1_agent_m0_address;                                                   // dram_controller_s1_agent:m0_address -> dram_controller_s1_translator:uav_address
	wire    [1:0] dram_controller_s1_agent_m0_byteenable;                                                // dram_controller_s1_agent:m0_byteenable -> dram_controller_s1_translator:uav_byteenable
	wire          dram_controller_s1_agent_m0_read;                                                      // dram_controller_s1_agent:m0_read -> dram_controller_s1_translator:uav_read
	wire          dram_controller_s1_agent_m0_readdatavalid;                                             // dram_controller_s1_translator:uav_readdatavalid -> dram_controller_s1_agent:m0_readdatavalid
	wire          dram_controller_s1_agent_m0_lock;                                                      // dram_controller_s1_agent:m0_lock -> dram_controller_s1_translator:uav_lock
	wire   [15:0] dram_controller_s1_agent_m0_writedata;                                                 // dram_controller_s1_agent:m0_writedata -> dram_controller_s1_translator:uav_writedata
	wire          dram_controller_s1_agent_m0_write;                                                     // dram_controller_s1_agent:m0_write -> dram_controller_s1_translator:uav_write
	wire    [1:0] dram_controller_s1_agent_m0_burstcount;                                                // dram_controller_s1_agent:m0_burstcount -> dram_controller_s1_translator:uav_burstcount
	wire          dram_controller_s1_agent_rf_source_valid;                                              // dram_controller_s1_agent:rf_source_valid -> dram_controller_s1_agent_rsp_fifo:in_valid
	wire   [86:0] dram_controller_s1_agent_rf_source_data;                                               // dram_controller_s1_agent:rf_source_data -> dram_controller_s1_agent_rsp_fifo:in_data
	wire          dram_controller_s1_agent_rf_source_ready;                                              // dram_controller_s1_agent_rsp_fifo:in_ready -> dram_controller_s1_agent:rf_source_ready
	wire          dram_controller_s1_agent_rf_source_startofpacket;                                      // dram_controller_s1_agent:rf_source_startofpacket -> dram_controller_s1_agent_rsp_fifo:in_startofpacket
	wire          dram_controller_s1_agent_rf_source_endofpacket;                                        // dram_controller_s1_agent:rf_source_endofpacket -> dram_controller_s1_agent_rsp_fifo:in_endofpacket
	wire          dram_controller_s1_agent_rsp_fifo_out_valid;                                           // dram_controller_s1_agent_rsp_fifo:out_valid -> dram_controller_s1_agent:rf_sink_valid
	wire   [86:0] dram_controller_s1_agent_rsp_fifo_out_data;                                            // dram_controller_s1_agent_rsp_fifo:out_data -> dram_controller_s1_agent:rf_sink_data
	wire          dram_controller_s1_agent_rsp_fifo_out_ready;                                           // dram_controller_s1_agent:rf_sink_ready -> dram_controller_s1_agent_rsp_fifo:out_ready
	wire          dram_controller_s1_agent_rsp_fifo_out_startofpacket;                                   // dram_controller_s1_agent_rsp_fifo:out_startofpacket -> dram_controller_s1_agent:rf_sink_startofpacket
	wire          dram_controller_s1_agent_rsp_fifo_out_endofpacket;                                     // dram_controller_s1_agent_rsp_fifo:out_endofpacket -> dram_controller_s1_agent:rf_sink_endofpacket
	wire          dram_controller_s1_agent_rdata_fifo_src_valid;                                         // dram_controller_s1_agent:rdata_fifo_src_valid -> dram_controller_s1_agent_rdata_fifo:in_valid
	wire   [17:0] dram_controller_s1_agent_rdata_fifo_src_data;                                          // dram_controller_s1_agent:rdata_fifo_src_data -> dram_controller_s1_agent_rdata_fifo:in_data
	wire          dram_controller_s1_agent_rdata_fifo_src_ready;                                         // dram_controller_s1_agent_rdata_fifo:in_ready -> dram_controller_s1_agent:rdata_fifo_src_ready
	wire   [31:0] sys_clk_s1_agent_m0_readdata;                                                          // sys_clk_s1_translator:uav_readdata -> sys_clk_s1_agent:m0_readdata
	wire          sys_clk_s1_agent_m0_waitrequest;                                                       // sys_clk_s1_translator:uav_waitrequest -> sys_clk_s1_agent:m0_waitrequest
	wire          sys_clk_s1_agent_m0_debugaccess;                                                       // sys_clk_s1_agent:m0_debugaccess -> sys_clk_s1_translator:uav_debugaccess
	wire   [27:0] sys_clk_s1_agent_m0_address;                                                           // sys_clk_s1_agent:m0_address -> sys_clk_s1_translator:uav_address
	wire    [3:0] sys_clk_s1_agent_m0_byteenable;                                                        // sys_clk_s1_agent:m0_byteenable -> sys_clk_s1_translator:uav_byteenable
	wire          sys_clk_s1_agent_m0_read;                                                              // sys_clk_s1_agent:m0_read -> sys_clk_s1_translator:uav_read
	wire          sys_clk_s1_agent_m0_readdatavalid;                                                     // sys_clk_s1_translator:uav_readdatavalid -> sys_clk_s1_agent:m0_readdatavalid
	wire          sys_clk_s1_agent_m0_lock;                                                              // sys_clk_s1_agent:m0_lock -> sys_clk_s1_translator:uav_lock
	wire   [31:0] sys_clk_s1_agent_m0_writedata;                                                         // sys_clk_s1_agent:m0_writedata -> sys_clk_s1_translator:uav_writedata
	wire          sys_clk_s1_agent_m0_write;                                                             // sys_clk_s1_agent:m0_write -> sys_clk_s1_translator:uav_write
	wire    [2:0] sys_clk_s1_agent_m0_burstcount;                                                        // sys_clk_s1_agent:m0_burstcount -> sys_clk_s1_translator:uav_burstcount
	wire          sys_clk_s1_agent_rf_source_valid;                                                      // sys_clk_s1_agent:rf_source_valid -> sys_clk_s1_agent_rsp_fifo:in_valid
	wire  [104:0] sys_clk_s1_agent_rf_source_data;                                                       // sys_clk_s1_agent:rf_source_data -> sys_clk_s1_agent_rsp_fifo:in_data
	wire          sys_clk_s1_agent_rf_source_ready;                                                      // sys_clk_s1_agent_rsp_fifo:in_ready -> sys_clk_s1_agent:rf_source_ready
	wire          sys_clk_s1_agent_rf_source_startofpacket;                                              // sys_clk_s1_agent:rf_source_startofpacket -> sys_clk_s1_agent_rsp_fifo:in_startofpacket
	wire          sys_clk_s1_agent_rf_source_endofpacket;                                                // sys_clk_s1_agent:rf_source_endofpacket -> sys_clk_s1_agent_rsp_fifo:in_endofpacket
	wire          sys_clk_s1_agent_rsp_fifo_out_valid;                                                   // sys_clk_s1_agent_rsp_fifo:out_valid -> sys_clk_s1_agent:rf_sink_valid
	wire  [104:0] sys_clk_s1_agent_rsp_fifo_out_data;                                                    // sys_clk_s1_agent_rsp_fifo:out_data -> sys_clk_s1_agent:rf_sink_data
	wire          sys_clk_s1_agent_rsp_fifo_out_ready;                                                   // sys_clk_s1_agent:rf_sink_ready -> sys_clk_s1_agent_rsp_fifo:out_ready
	wire          sys_clk_s1_agent_rsp_fifo_out_startofpacket;                                           // sys_clk_s1_agent_rsp_fifo:out_startofpacket -> sys_clk_s1_agent:rf_sink_startofpacket
	wire          sys_clk_s1_agent_rsp_fifo_out_endofpacket;                                             // sys_clk_s1_agent_rsp_fifo:out_endofpacket -> sys_clk_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                                 // cmd_mux_004:src_valid -> sys_clk_s1_agent:cp_valid
	wire  [103:0] cmd_mux_004_src_data;                                                                  // cmd_mux_004:src_data -> sys_clk_s1_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                                 // sys_clk_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [7:0] cmd_mux_004_src_channel;                                                               // cmd_mux_004:src_channel -> sys_clk_s1_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                         // cmd_mux_004:src_startofpacket -> sys_clk_s1_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                           // cmd_mux_004:src_endofpacket -> sys_clk_s1_agent:cp_endofpacket
	wire   [31:0] timer_1_s1_agent_m0_readdata;                                                          // timer_1_s1_translator:uav_readdata -> timer_1_s1_agent:m0_readdata
	wire          timer_1_s1_agent_m0_waitrequest;                                                       // timer_1_s1_translator:uav_waitrequest -> timer_1_s1_agent:m0_waitrequest
	wire          timer_1_s1_agent_m0_debugaccess;                                                       // timer_1_s1_agent:m0_debugaccess -> timer_1_s1_translator:uav_debugaccess
	wire   [27:0] timer_1_s1_agent_m0_address;                                                           // timer_1_s1_agent:m0_address -> timer_1_s1_translator:uav_address
	wire    [3:0] timer_1_s1_agent_m0_byteenable;                                                        // timer_1_s1_agent:m0_byteenable -> timer_1_s1_translator:uav_byteenable
	wire          timer_1_s1_agent_m0_read;                                                              // timer_1_s1_agent:m0_read -> timer_1_s1_translator:uav_read
	wire          timer_1_s1_agent_m0_readdatavalid;                                                     // timer_1_s1_translator:uav_readdatavalid -> timer_1_s1_agent:m0_readdatavalid
	wire          timer_1_s1_agent_m0_lock;                                                              // timer_1_s1_agent:m0_lock -> timer_1_s1_translator:uav_lock
	wire   [31:0] timer_1_s1_agent_m0_writedata;                                                         // timer_1_s1_agent:m0_writedata -> timer_1_s1_translator:uav_writedata
	wire          timer_1_s1_agent_m0_write;                                                             // timer_1_s1_agent:m0_write -> timer_1_s1_translator:uav_write
	wire    [2:0] timer_1_s1_agent_m0_burstcount;                                                        // timer_1_s1_agent:m0_burstcount -> timer_1_s1_translator:uav_burstcount
	wire          timer_1_s1_agent_rf_source_valid;                                                      // timer_1_s1_agent:rf_source_valid -> timer_1_s1_agent_rsp_fifo:in_valid
	wire  [104:0] timer_1_s1_agent_rf_source_data;                                                       // timer_1_s1_agent:rf_source_data -> timer_1_s1_agent_rsp_fifo:in_data
	wire          timer_1_s1_agent_rf_source_ready;                                                      // timer_1_s1_agent_rsp_fifo:in_ready -> timer_1_s1_agent:rf_source_ready
	wire          timer_1_s1_agent_rf_source_startofpacket;                                              // timer_1_s1_agent:rf_source_startofpacket -> timer_1_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_1_s1_agent_rf_source_endofpacket;                                                // timer_1_s1_agent:rf_source_endofpacket -> timer_1_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_1_s1_agent_rsp_fifo_out_valid;                                                   // timer_1_s1_agent_rsp_fifo:out_valid -> timer_1_s1_agent:rf_sink_valid
	wire  [104:0] timer_1_s1_agent_rsp_fifo_out_data;                                                    // timer_1_s1_agent_rsp_fifo:out_data -> timer_1_s1_agent:rf_sink_data
	wire          timer_1_s1_agent_rsp_fifo_out_ready;                                                   // timer_1_s1_agent:rf_sink_ready -> timer_1_s1_agent_rsp_fifo:out_ready
	wire          timer_1_s1_agent_rsp_fifo_out_startofpacket;                                           // timer_1_s1_agent_rsp_fifo:out_startofpacket -> timer_1_s1_agent:rf_sink_startofpacket
	wire          timer_1_s1_agent_rsp_fifo_out_endofpacket;                                             // timer_1_s1_agent_rsp_fifo:out_endofpacket -> timer_1_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                                 // cmd_mux_005:src_valid -> timer_1_s1_agent:cp_valid
	wire  [103:0] cmd_mux_005_src_data;                                                                  // cmd_mux_005:src_data -> timer_1_s1_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                                 // timer_1_s1_agent:cp_ready -> cmd_mux_005:src_ready
	wire    [7:0] cmd_mux_005_src_channel;                                                               // cmd_mux_005:src_channel -> timer_1_s1_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                                         // cmd_mux_005:src_startofpacket -> timer_1_s1_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                           // cmd_mux_005:src_endofpacket -> timer_1_s1_agent:cp_endofpacket
	wire   [31:0] timer_2_s1_agent_m0_readdata;                                                          // timer_2_s1_translator:uav_readdata -> timer_2_s1_agent:m0_readdata
	wire          timer_2_s1_agent_m0_waitrequest;                                                       // timer_2_s1_translator:uav_waitrequest -> timer_2_s1_agent:m0_waitrequest
	wire          timer_2_s1_agent_m0_debugaccess;                                                       // timer_2_s1_agent:m0_debugaccess -> timer_2_s1_translator:uav_debugaccess
	wire   [27:0] timer_2_s1_agent_m0_address;                                                           // timer_2_s1_agent:m0_address -> timer_2_s1_translator:uav_address
	wire    [3:0] timer_2_s1_agent_m0_byteenable;                                                        // timer_2_s1_agent:m0_byteenable -> timer_2_s1_translator:uav_byteenable
	wire          timer_2_s1_agent_m0_read;                                                              // timer_2_s1_agent:m0_read -> timer_2_s1_translator:uav_read
	wire          timer_2_s1_agent_m0_readdatavalid;                                                     // timer_2_s1_translator:uav_readdatavalid -> timer_2_s1_agent:m0_readdatavalid
	wire          timer_2_s1_agent_m0_lock;                                                              // timer_2_s1_agent:m0_lock -> timer_2_s1_translator:uav_lock
	wire   [31:0] timer_2_s1_agent_m0_writedata;                                                         // timer_2_s1_agent:m0_writedata -> timer_2_s1_translator:uav_writedata
	wire          timer_2_s1_agent_m0_write;                                                             // timer_2_s1_agent:m0_write -> timer_2_s1_translator:uav_write
	wire    [2:0] timer_2_s1_agent_m0_burstcount;                                                        // timer_2_s1_agent:m0_burstcount -> timer_2_s1_translator:uav_burstcount
	wire          timer_2_s1_agent_rf_source_valid;                                                      // timer_2_s1_agent:rf_source_valid -> timer_2_s1_agent_rsp_fifo:in_valid
	wire  [104:0] timer_2_s1_agent_rf_source_data;                                                       // timer_2_s1_agent:rf_source_data -> timer_2_s1_agent_rsp_fifo:in_data
	wire          timer_2_s1_agent_rf_source_ready;                                                      // timer_2_s1_agent_rsp_fifo:in_ready -> timer_2_s1_agent:rf_source_ready
	wire          timer_2_s1_agent_rf_source_startofpacket;                                              // timer_2_s1_agent:rf_source_startofpacket -> timer_2_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_2_s1_agent_rf_source_endofpacket;                                                // timer_2_s1_agent:rf_source_endofpacket -> timer_2_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_2_s1_agent_rsp_fifo_out_valid;                                                   // timer_2_s1_agent_rsp_fifo:out_valid -> timer_2_s1_agent:rf_sink_valid
	wire  [104:0] timer_2_s1_agent_rsp_fifo_out_data;                                                    // timer_2_s1_agent_rsp_fifo:out_data -> timer_2_s1_agent:rf_sink_data
	wire          timer_2_s1_agent_rsp_fifo_out_ready;                                                   // timer_2_s1_agent:rf_sink_ready -> timer_2_s1_agent_rsp_fifo:out_ready
	wire          timer_2_s1_agent_rsp_fifo_out_startofpacket;                                           // timer_2_s1_agent_rsp_fifo:out_startofpacket -> timer_2_s1_agent:rf_sink_startofpacket
	wire          timer_2_s1_agent_rsp_fifo_out_endofpacket;                                             // timer_2_s1_agent_rsp_fifo:out_endofpacket -> timer_2_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                                 // cmd_mux_006:src_valid -> timer_2_s1_agent:cp_valid
	wire  [103:0] cmd_mux_006_src_data;                                                                  // cmd_mux_006:src_data -> timer_2_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                                 // timer_2_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire    [7:0] cmd_mux_006_src_channel;                                                               // cmd_mux_006:src_channel -> timer_2_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                                         // cmd_mux_006:src_startofpacket -> timer_2_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                           // cmd_mux_006:src_endofpacket -> timer_2_s1_agent:cp_endofpacket
	wire   [31:0] esp32_spi_spi_control_port_agent_m0_readdata;                                          // esp32_spi_spi_control_port_translator:uav_readdata -> esp32_spi_spi_control_port_agent:m0_readdata
	wire          esp32_spi_spi_control_port_agent_m0_waitrequest;                                       // esp32_spi_spi_control_port_translator:uav_waitrequest -> esp32_spi_spi_control_port_agent:m0_waitrequest
	wire          esp32_spi_spi_control_port_agent_m0_debugaccess;                                       // esp32_spi_spi_control_port_agent:m0_debugaccess -> esp32_spi_spi_control_port_translator:uav_debugaccess
	wire   [27:0] esp32_spi_spi_control_port_agent_m0_address;                                           // esp32_spi_spi_control_port_agent:m0_address -> esp32_spi_spi_control_port_translator:uav_address
	wire    [3:0] esp32_spi_spi_control_port_agent_m0_byteenable;                                        // esp32_spi_spi_control_port_agent:m0_byteenable -> esp32_spi_spi_control_port_translator:uav_byteenable
	wire          esp32_spi_spi_control_port_agent_m0_read;                                              // esp32_spi_spi_control_port_agent:m0_read -> esp32_spi_spi_control_port_translator:uav_read
	wire          esp32_spi_spi_control_port_agent_m0_readdatavalid;                                     // esp32_spi_spi_control_port_translator:uav_readdatavalid -> esp32_spi_spi_control_port_agent:m0_readdatavalid
	wire          esp32_spi_spi_control_port_agent_m0_lock;                                              // esp32_spi_spi_control_port_agent:m0_lock -> esp32_spi_spi_control_port_translator:uav_lock
	wire   [31:0] esp32_spi_spi_control_port_agent_m0_writedata;                                         // esp32_spi_spi_control_port_agent:m0_writedata -> esp32_spi_spi_control_port_translator:uav_writedata
	wire          esp32_spi_spi_control_port_agent_m0_write;                                             // esp32_spi_spi_control_port_agent:m0_write -> esp32_spi_spi_control_port_translator:uav_write
	wire    [2:0] esp32_spi_spi_control_port_agent_m0_burstcount;                                        // esp32_spi_spi_control_port_agent:m0_burstcount -> esp32_spi_spi_control_port_translator:uav_burstcount
	wire          esp32_spi_spi_control_port_agent_rf_source_valid;                                      // esp32_spi_spi_control_port_agent:rf_source_valid -> esp32_spi_spi_control_port_agent_rsp_fifo:in_valid
	wire  [104:0] esp32_spi_spi_control_port_agent_rf_source_data;                                       // esp32_spi_spi_control_port_agent:rf_source_data -> esp32_spi_spi_control_port_agent_rsp_fifo:in_data
	wire          esp32_spi_spi_control_port_agent_rf_source_ready;                                      // esp32_spi_spi_control_port_agent_rsp_fifo:in_ready -> esp32_spi_spi_control_port_agent:rf_source_ready
	wire          esp32_spi_spi_control_port_agent_rf_source_startofpacket;                              // esp32_spi_spi_control_port_agent:rf_source_startofpacket -> esp32_spi_spi_control_port_agent_rsp_fifo:in_startofpacket
	wire          esp32_spi_spi_control_port_agent_rf_source_endofpacket;                                // esp32_spi_spi_control_port_agent:rf_source_endofpacket -> esp32_spi_spi_control_port_agent_rsp_fifo:in_endofpacket
	wire          esp32_spi_spi_control_port_agent_rsp_fifo_out_valid;                                   // esp32_spi_spi_control_port_agent_rsp_fifo:out_valid -> esp32_spi_spi_control_port_agent:rf_sink_valid
	wire  [104:0] esp32_spi_spi_control_port_agent_rsp_fifo_out_data;                                    // esp32_spi_spi_control_port_agent_rsp_fifo:out_data -> esp32_spi_spi_control_port_agent:rf_sink_data
	wire          esp32_spi_spi_control_port_agent_rsp_fifo_out_ready;                                   // esp32_spi_spi_control_port_agent:rf_sink_ready -> esp32_spi_spi_control_port_agent_rsp_fifo:out_ready
	wire          esp32_spi_spi_control_port_agent_rsp_fifo_out_startofpacket;                           // esp32_spi_spi_control_port_agent_rsp_fifo:out_startofpacket -> esp32_spi_spi_control_port_agent:rf_sink_startofpacket
	wire          esp32_spi_spi_control_port_agent_rsp_fifo_out_endofpacket;                             // esp32_spi_spi_control_port_agent_rsp_fifo:out_endofpacket -> esp32_spi_spi_control_port_agent:rf_sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                                 // cmd_mux_007:src_valid -> esp32_spi_spi_control_port_agent:cp_valid
	wire  [103:0] cmd_mux_007_src_data;                                                                  // cmd_mux_007:src_data -> esp32_spi_spi_control_port_agent:cp_data
	wire          cmd_mux_007_src_ready;                                                                 // esp32_spi_spi_control_port_agent:cp_ready -> cmd_mux_007:src_ready
	wire    [7:0] cmd_mux_007_src_channel;                                                               // cmd_mux_007:src_channel -> esp32_spi_spi_control_port_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                                         // cmd_mux_007:src_startofpacket -> esp32_spi_spi_control_port_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                           // cmd_mux_007:src_endofpacket -> esp32_spi_spi_control_port_agent:cp_endofpacket
	wire          nios2_cpu_data_master_agent_cp_valid;                                                  // nios2_cpu_data_master_agent:cp_valid -> router:sink_valid
	wire  [103:0] nios2_cpu_data_master_agent_cp_data;                                                   // nios2_cpu_data_master_agent:cp_data -> router:sink_data
	wire          nios2_cpu_data_master_agent_cp_ready;                                                  // router:sink_ready -> nios2_cpu_data_master_agent:cp_ready
	wire          nios2_cpu_data_master_agent_cp_startofpacket;                                          // nios2_cpu_data_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          nios2_cpu_data_master_agent_cp_endofpacket;                                            // nios2_cpu_data_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          nios2_cpu_instruction_master_agent_cp_valid;                                           // nios2_cpu_instruction_master_agent:cp_valid -> router_001:sink_valid
	wire  [103:0] nios2_cpu_instruction_master_agent_cp_data;                                            // nios2_cpu_instruction_master_agent:cp_data -> router_001:sink_data
	wire          nios2_cpu_instruction_master_agent_cp_ready;                                           // router_001:sink_ready -> nios2_cpu_instruction_master_agent:cp_ready
	wire          nios2_cpu_instruction_master_agent_cp_startofpacket;                                   // nios2_cpu_instruction_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          nios2_cpu_instruction_master_agent_cp_endofpacket;                                     // nios2_cpu_instruction_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_valid;                      // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rp_valid -> router_002:sink_valid
	wire   [76:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_data;                       // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rp_data -> router_002:sink_data
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_ready;                      // router_002:sink_ready -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rp_ready
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_startofpacket;              // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_endofpacket;                // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          jtag_avalon_jtag_slave_agent_rp_valid;                                                 // jtag_avalon_jtag_slave_agent:rp_valid -> router_003:sink_valid
	wire  [103:0] jtag_avalon_jtag_slave_agent_rp_data;                                                  // jtag_avalon_jtag_slave_agent:rp_data -> router_003:sink_data
	wire          jtag_avalon_jtag_slave_agent_rp_ready;                                                 // router_003:sink_ready -> jtag_avalon_jtag_slave_agent:rp_ready
	wire          jtag_avalon_jtag_slave_agent_rp_startofpacket;                                         // jtag_avalon_jtag_slave_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          jtag_avalon_jtag_slave_agent_rp_endofpacket;                                           // jtag_avalon_jtag_slave_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                  // router_003:src_valid -> rsp_demux_001:sink_valid
	wire  [103:0] router_003_src_data;                                                                   // router_003:src_data -> rsp_demux_001:sink_data
	wire          router_003_src_ready;                                                                  // rsp_demux_001:sink_ready -> router_003:src_ready
	wire    [7:0] router_003_src_channel;                                                                // router_003:src_channel -> rsp_demux_001:sink_channel
	wire          router_003_src_startofpacket;                                                          // router_003:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_003_src_endofpacket;                                                            // router_003:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          nios2_cpu_debug_mem_slave_agent_rp_valid;                                              // nios2_cpu_debug_mem_slave_agent:rp_valid -> router_004:sink_valid
	wire  [103:0] nios2_cpu_debug_mem_slave_agent_rp_data;                                               // nios2_cpu_debug_mem_slave_agent:rp_data -> router_004:sink_data
	wire          nios2_cpu_debug_mem_slave_agent_rp_ready;                                              // router_004:sink_ready -> nios2_cpu_debug_mem_slave_agent:rp_ready
	wire          nios2_cpu_debug_mem_slave_agent_rp_startofpacket;                                      // nios2_cpu_debug_mem_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          nios2_cpu_debug_mem_slave_agent_rp_endofpacket;                                        // nios2_cpu_debug_mem_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                  // router_004:src_valid -> rsp_demux_002:sink_valid
	wire  [103:0] router_004_src_data;                                                                   // router_004:src_data -> rsp_demux_002:sink_data
	wire          router_004_src_ready;                                                                  // rsp_demux_002:sink_ready -> router_004:src_ready
	wire    [7:0] router_004_src_channel;                                                                // router_004:src_channel -> rsp_demux_002:sink_channel
	wire          router_004_src_startofpacket;                                                          // router_004:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_004_src_endofpacket;                                                            // router_004:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          dram_controller_s1_agent_rp_valid;                                                     // dram_controller_s1_agent:rp_valid -> router_005:sink_valid
	wire   [85:0] dram_controller_s1_agent_rp_data;                                                      // dram_controller_s1_agent:rp_data -> router_005:sink_data
	wire          dram_controller_s1_agent_rp_ready;                                                     // router_005:sink_ready -> dram_controller_s1_agent:rp_ready
	wire          dram_controller_s1_agent_rp_startofpacket;                                             // dram_controller_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          dram_controller_s1_agent_rp_endofpacket;                                               // dram_controller_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          sys_clk_s1_agent_rp_valid;                                                             // sys_clk_s1_agent:rp_valid -> router_006:sink_valid
	wire  [103:0] sys_clk_s1_agent_rp_data;                                                              // sys_clk_s1_agent:rp_data -> router_006:sink_data
	wire          sys_clk_s1_agent_rp_ready;                                                             // router_006:sink_ready -> sys_clk_s1_agent:rp_ready
	wire          sys_clk_s1_agent_rp_startofpacket;                                                     // sys_clk_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          sys_clk_s1_agent_rp_endofpacket;                                                       // sys_clk_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                                  // router_006:src_valid -> rsp_demux_004:sink_valid
	wire  [103:0] router_006_src_data;                                                                   // router_006:src_data -> rsp_demux_004:sink_data
	wire          router_006_src_ready;                                                                  // rsp_demux_004:sink_ready -> router_006:src_ready
	wire    [7:0] router_006_src_channel;                                                                // router_006:src_channel -> rsp_demux_004:sink_channel
	wire          router_006_src_startofpacket;                                                          // router_006:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_006_src_endofpacket;                                                            // router_006:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          timer_1_s1_agent_rp_valid;                                                             // timer_1_s1_agent:rp_valid -> router_007:sink_valid
	wire  [103:0] timer_1_s1_agent_rp_data;                                                              // timer_1_s1_agent:rp_data -> router_007:sink_data
	wire          timer_1_s1_agent_rp_ready;                                                             // router_007:sink_ready -> timer_1_s1_agent:rp_ready
	wire          timer_1_s1_agent_rp_startofpacket;                                                     // timer_1_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          timer_1_s1_agent_rp_endofpacket;                                                       // timer_1_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                                  // router_007:src_valid -> rsp_demux_005:sink_valid
	wire  [103:0] router_007_src_data;                                                                   // router_007:src_data -> rsp_demux_005:sink_data
	wire          router_007_src_ready;                                                                  // rsp_demux_005:sink_ready -> router_007:src_ready
	wire    [7:0] router_007_src_channel;                                                                // router_007:src_channel -> rsp_demux_005:sink_channel
	wire          router_007_src_startofpacket;                                                          // router_007:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_007_src_endofpacket;                                                            // router_007:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          timer_2_s1_agent_rp_valid;                                                             // timer_2_s1_agent:rp_valid -> router_008:sink_valid
	wire  [103:0] timer_2_s1_agent_rp_data;                                                              // timer_2_s1_agent:rp_data -> router_008:sink_data
	wire          timer_2_s1_agent_rp_ready;                                                             // router_008:sink_ready -> timer_2_s1_agent:rp_ready
	wire          timer_2_s1_agent_rp_startofpacket;                                                     // timer_2_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          timer_2_s1_agent_rp_endofpacket;                                                       // timer_2_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                                  // router_008:src_valid -> rsp_demux_006:sink_valid
	wire  [103:0] router_008_src_data;                                                                   // router_008:src_data -> rsp_demux_006:sink_data
	wire          router_008_src_ready;                                                                  // rsp_demux_006:sink_ready -> router_008:src_ready
	wire    [7:0] router_008_src_channel;                                                                // router_008:src_channel -> rsp_demux_006:sink_channel
	wire          router_008_src_startofpacket;                                                          // router_008:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_008_src_endofpacket;                                                            // router_008:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          esp32_spi_spi_control_port_agent_rp_valid;                                             // esp32_spi_spi_control_port_agent:rp_valid -> router_009:sink_valid
	wire  [103:0] esp32_spi_spi_control_port_agent_rp_data;                                              // esp32_spi_spi_control_port_agent:rp_data -> router_009:sink_data
	wire          esp32_spi_spi_control_port_agent_rp_ready;                                             // router_009:sink_ready -> esp32_spi_spi_control_port_agent:rp_ready
	wire          esp32_spi_spi_control_port_agent_rp_startofpacket;                                     // esp32_spi_spi_control_port_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          esp32_spi_spi_control_port_agent_rp_endofpacket;                                       // esp32_spi_spi_control_port_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                                  // router_009:src_valid -> rsp_demux_007:sink_valid
	wire  [103:0] router_009_src_data;                                                                   // router_009:src_data -> rsp_demux_007:sink_data
	wire          router_009_src_ready;                                                                  // rsp_demux_007:sink_ready -> router_009:src_ready
	wire    [7:0] router_009_src_channel;                                                                // router_009:src_channel -> rsp_demux_007:sink_channel
	wire          router_009_src_startofpacket;                                                          // router_009:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_009_src_endofpacket;                                                            // router_009:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          router_src_valid;                                                                      // router:src_valid -> nios2_cpu_data_master_limiter:cmd_sink_valid
	wire  [103:0] router_src_data;                                                                       // router:src_data -> nios2_cpu_data_master_limiter:cmd_sink_data
	wire          router_src_ready;                                                                      // nios2_cpu_data_master_limiter:cmd_sink_ready -> router:src_ready
	wire    [7:0] router_src_channel;                                                                    // router:src_channel -> nios2_cpu_data_master_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                              // router:src_startofpacket -> nios2_cpu_data_master_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                // router:src_endofpacket -> nios2_cpu_data_master_limiter:cmd_sink_endofpacket
	wire  [103:0] nios2_cpu_data_master_limiter_cmd_src_data;                                            // nios2_cpu_data_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          nios2_cpu_data_master_limiter_cmd_src_ready;                                           // cmd_demux:sink_ready -> nios2_cpu_data_master_limiter:cmd_src_ready
	wire    [7:0] nios2_cpu_data_master_limiter_cmd_src_channel;                                         // nios2_cpu_data_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          nios2_cpu_data_master_limiter_cmd_src_startofpacket;                                   // nios2_cpu_data_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          nios2_cpu_data_master_limiter_cmd_src_endofpacket;                                     // nios2_cpu_data_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                     // rsp_mux:src_valid -> nios2_cpu_data_master_limiter:rsp_sink_valid
	wire  [103:0] rsp_mux_src_data;                                                                      // rsp_mux:src_data -> nios2_cpu_data_master_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                     // nios2_cpu_data_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [7:0] rsp_mux_src_channel;                                                                   // rsp_mux:src_channel -> nios2_cpu_data_master_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                             // rsp_mux:src_startofpacket -> nios2_cpu_data_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                               // rsp_mux:src_endofpacket -> nios2_cpu_data_master_limiter:rsp_sink_endofpacket
	wire          nios2_cpu_data_master_limiter_rsp_src_valid;                                           // nios2_cpu_data_master_limiter:rsp_src_valid -> nios2_cpu_data_master_agent:rp_valid
	wire  [103:0] nios2_cpu_data_master_limiter_rsp_src_data;                                            // nios2_cpu_data_master_limiter:rsp_src_data -> nios2_cpu_data_master_agent:rp_data
	wire          nios2_cpu_data_master_limiter_rsp_src_ready;                                           // nios2_cpu_data_master_agent:rp_ready -> nios2_cpu_data_master_limiter:rsp_src_ready
	wire    [7:0] nios2_cpu_data_master_limiter_rsp_src_channel;                                         // nios2_cpu_data_master_limiter:rsp_src_channel -> nios2_cpu_data_master_agent:rp_channel
	wire          nios2_cpu_data_master_limiter_rsp_src_startofpacket;                                   // nios2_cpu_data_master_limiter:rsp_src_startofpacket -> nios2_cpu_data_master_agent:rp_startofpacket
	wire          nios2_cpu_data_master_limiter_rsp_src_endofpacket;                                     // nios2_cpu_data_master_limiter:rsp_src_endofpacket -> nios2_cpu_data_master_agent:rp_endofpacket
	wire          router_001_src_valid;                                                                  // router_001:src_valid -> nios2_cpu_instruction_master_limiter:cmd_sink_valid
	wire  [103:0] router_001_src_data;                                                                   // router_001:src_data -> nios2_cpu_instruction_master_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                                  // nios2_cpu_instruction_master_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [7:0] router_001_src_channel;                                                                // router_001:src_channel -> nios2_cpu_instruction_master_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                          // router_001:src_startofpacket -> nios2_cpu_instruction_master_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                            // router_001:src_endofpacket -> nios2_cpu_instruction_master_limiter:cmd_sink_endofpacket
	wire  [103:0] nios2_cpu_instruction_master_limiter_cmd_src_data;                                     // nios2_cpu_instruction_master_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          nios2_cpu_instruction_master_limiter_cmd_src_ready;                                    // cmd_demux_001:sink_ready -> nios2_cpu_instruction_master_limiter:cmd_src_ready
	wire    [7:0] nios2_cpu_instruction_master_limiter_cmd_src_channel;                                  // nios2_cpu_instruction_master_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          nios2_cpu_instruction_master_limiter_cmd_src_startofpacket;                            // nios2_cpu_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          nios2_cpu_instruction_master_limiter_cmd_src_endofpacket;                              // nios2_cpu_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                                 // rsp_mux_001:src_valid -> nios2_cpu_instruction_master_limiter:rsp_sink_valid
	wire  [103:0] rsp_mux_001_src_data;                                                                  // rsp_mux_001:src_data -> nios2_cpu_instruction_master_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                                 // nios2_cpu_instruction_master_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [7:0] rsp_mux_001_src_channel;                                                               // rsp_mux_001:src_channel -> nios2_cpu_instruction_master_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                         // rsp_mux_001:src_startofpacket -> nios2_cpu_instruction_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                           // rsp_mux_001:src_endofpacket -> nios2_cpu_instruction_master_limiter:rsp_sink_endofpacket
	wire          nios2_cpu_instruction_master_limiter_rsp_src_valid;                                    // nios2_cpu_instruction_master_limiter:rsp_src_valid -> nios2_cpu_instruction_master_agent:rp_valid
	wire  [103:0] nios2_cpu_instruction_master_limiter_rsp_src_data;                                     // nios2_cpu_instruction_master_limiter:rsp_src_data -> nios2_cpu_instruction_master_agent:rp_data
	wire          nios2_cpu_instruction_master_limiter_rsp_src_ready;                                    // nios2_cpu_instruction_master_agent:rp_ready -> nios2_cpu_instruction_master_limiter:rsp_src_ready
	wire    [7:0] nios2_cpu_instruction_master_limiter_rsp_src_channel;                                  // nios2_cpu_instruction_master_limiter:rsp_src_channel -> nios2_cpu_instruction_master_agent:rp_channel
	wire          nios2_cpu_instruction_master_limiter_rsp_src_startofpacket;                            // nios2_cpu_instruction_master_limiter:rsp_src_startofpacket -> nios2_cpu_instruction_master_agent:rp_startofpacket
	wire          nios2_cpu_instruction_master_limiter_rsp_src_endofpacket;                              // nios2_cpu_instruction_master_limiter:rsp_src_endofpacket -> nios2_cpu_instruction_master_agent:rp_endofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_valid;         // accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_valid -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:cp_valid
	wire   [76:0] accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_data;          // accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_data -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:cp_data
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_ready;         // accelerometer_avalon_accelerometer_spi_mode_slave_agent:cp_ready -> accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_ready
	wire    [7:0] accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_channel;       // accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_channel -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:cp_channel
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_startofpacket; // accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_startofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:cp_startofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_endofpacket;   // accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:source0_endofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:cp_endofpacket
	wire          dram_controller_s1_burst_adapter_source0_valid;                                        // dram_controller_s1_burst_adapter:source0_valid -> dram_controller_s1_agent:cp_valid
	wire   [85:0] dram_controller_s1_burst_adapter_source0_data;                                         // dram_controller_s1_burst_adapter:source0_data -> dram_controller_s1_agent:cp_data
	wire          dram_controller_s1_burst_adapter_source0_ready;                                        // dram_controller_s1_agent:cp_ready -> dram_controller_s1_burst_adapter:source0_ready
	wire    [7:0] dram_controller_s1_burst_adapter_source0_channel;                                      // dram_controller_s1_burst_adapter:source0_channel -> dram_controller_s1_agent:cp_channel
	wire          dram_controller_s1_burst_adapter_source0_startofpacket;                                // dram_controller_s1_burst_adapter:source0_startofpacket -> dram_controller_s1_agent:cp_startofpacket
	wire          dram_controller_s1_burst_adapter_source0_endofpacket;                                  // dram_controller_s1_burst_adapter:source0_endofpacket -> dram_controller_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                                  // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [103:0] cmd_demux_src0_data;                                                                   // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                  // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [7:0] cmd_demux_src0_channel;                                                                // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                          // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                            // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                  // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [103:0] cmd_demux_src1_data;                                                                   // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                                  // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [7:0] cmd_demux_src1_channel;                                                                // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                          // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                            // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                  // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [103:0] cmd_demux_src2_data;                                                                   // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                                  // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [7:0] cmd_demux_src2_channel;                                                                // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                          // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                            // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                                  // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [103:0] cmd_demux_src3_data;                                                                   // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                                  // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [7:0] cmd_demux_src3_channel;                                                                // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                                          // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                            // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                                  // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [103:0] cmd_demux_src4_data;                                                                   // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                                                  // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire    [7:0] cmd_demux_src4_channel;                                                                // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                                          // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                            // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                                                  // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire  [103:0] cmd_demux_src5_data;                                                                   // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src5_ready;                                                                  // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire    [7:0] cmd_demux_src5_channel;                                                                // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src5_startofpacket;                                                          // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src5_endofpacket;                                                            // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_src6_valid;                                                                  // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire  [103:0] cmd_demux_src6_data;                                                                   // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_src6_ready;                                                                  // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire    [7:0] cmd_demux_src6_channel;                                                                // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_src6_startofpacket;                                                          // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_src6_endofpacket;                                                            // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_src7_valid;                                                                  // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire  [103:0] cmd_demux_src7_data;                                                                   // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_src7_ready;                                                                  // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire    [7:0] cmd_demux_src7_channel;                                                                // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_src7_startofpacket;                                                          // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_src7_endofpacket;                                                            // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                              // cmd_demux_001:src0_valid -> cmd_mux_002:sink1_valid
	wire  [103:0] cmd_demux_001_src0_data;                                                               // cmd_demux_001:src0_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src0_ready;                                                              // cmd_mux_002:sink1_ready -> cmd_demux_001:src0_ready
	wire    [7:0] cmd_demux_001_src0_channel;                                                            // cmd_demux_001:src0_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                      // cmd_demux_001:src0_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                        // cmd_demux_001:src0_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                              // cmd_demux_001:src1_valid -> cmd_mux_003:sink1_valid
	wire  [103:0] cmd_demux_001_src1_data;                                                               // cmd_demux_001:src1_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src1_ready;                                                              // cmd_mux_003:sink1_ready -> cmd_demux_001:src1_ready
	wire    [7:0] cmd_demux_001_src1_channel;                                                            // cmd_demux_001:src1_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                                      // cmd_demux_001:src1_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                        // cmd_demux_001:src1_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                                  // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [103:0] rsp_demux_src0_data;                                                                   // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                  // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [7:0] rsp_demux_src0_channel;                                                                // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                          // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                            // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                              // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [103:0] rsp_demux_001_src0_data;                                                               // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                              // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [7:0] rsp_demux_001_src0_channel;                                                            // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                      // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                        // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                              // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [103:0] rsp_demux_002_src0_data;                                                               // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                              // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [7:0] rsp_demux_002_src0_channel;                                                            // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                      // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                        // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                                              // rsp_demux_002:src1_valid -> rsp_mux_001:sink0_valid
	wire  [103:0] rsp_demux_002_src1_data;                                                               // rsp_demux_002:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_002_src1_ready;                                                              // rsp_mux_001:sink0_ready -> rsp_demux_002:src1_ready
	wire    [7:0] rsp_demux_002_src1_channel;                                                            // rsp_demux_002:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_002_src1_startofpacket;                                                      // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                        // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_003_src0_valid;                                                              // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [103:0] rsp_demux_003_src0_data;                                                               // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                                              // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [7:0] rsp_demux_003_src0_channel;                                                            // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                                      // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                        // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                                              // rsp_demux_003:src1_valid -> rsp_mux_001:sink1_valid
	wire  [103:0] rsp_demux_003_src1_data;                                                               // rsp_demux_003:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_003_src1_ready;                                                              // rsp_mux_001:sink1_ready -> rsp_demux_003:src1_ready
	wire    [7:0] rsp_demux_003_src1_channel;                                                            // rsp_demux_003:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_003_src1_startofpacket;                                                      // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                                        // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_004_src0_valid;                                                              // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [103:0] rsp_demux_004_src0_data;                                                               // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                                              // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire    [7:0] rsp_demux_004_src0_channel;                                                            // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                                      // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                        // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                                              // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire  [103:0] rsp_demux_005_src0_data;                                                               // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire          rsp_demux_005_src0_ready;                                                              // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire    [7:0] rsp_demux_005_src0_channel;                                                            // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                                      // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                        // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_006_src0_valid;                                                              // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire  [103:0] rsp_demux_006_src0_data;                                                               // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire          rsp_demux_006_src0_ready;                                                              // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire    [7:0] rsp_demux_006_src0_channel;                                                            // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                                      // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                        // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                                              // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire  [103:0] rsp_demux_007_src0_data;                                                               // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire          rsp_demux_007_src0_ready;                                                              // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire    [7:0] rsp_demux_007_src0_channel;                                                            // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                                      // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                        // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire          router_002_src_valid;                                                                  // router_002:src_valid -> accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:in_valid
	wire   [76:0] router_002_src_data;                                                                   // router_002:src_data -> accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:in_data
	wire          router_002_src_ready;                                                                  // accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:in_ready -> router_002:src_ready
	wire    [7:0] router_002_src_channel;                                                                // router_002:src_channel -> accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:in_channel
	wire          router_002_src_startofpacket;                                                          // router_002:src_startofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:in_startofpacket
	wire          router_002_src_endofpacket;                                                            // router_002:src_endofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:in_endofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_valid;         // accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [103:0] accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_data;          // accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_ready;         // rsp_demux:sink_ready -> accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:out_ready
	wire    [7:0] accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_channel;       // accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_startofpacket; // accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_endofpacket;   // accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket
	wire          router_005_src_valid;                                                                  // router_005:src_valid -> dram_controller_s1_rsp_width_adapter:in_valid
	wire   [85:0] router_005_src_data;                                                                   // router_005:src_data -> dram_controller_s1_rsp_width_adapter:in_data
	wire          router_005_src_ready;                                                                  // dram_controller_s1_rsp_width_adapter:in_ready -> router_005:src_ready
	wire    [7:0] router_005_src_channel;                                                                // router_005:src_channel -> dram_controller_s1_rsp_width_adapter:in_channel
	wire          router_005_src_startofpacket;                                                          // router_005:src_startofpacket -> dram_controller_s1_rsp_width_adapter:in_startofpacket
	wire          router_005_src_endofpacket;                                                            // router_005:src_endofpacket -> dram_controller_s1_rsp_width_adapter:in_endofpacket
	wire          dram_controller_s1_rsp_width_adapter_src_valid;                                        // dram_controller_s1_rsp_width_adapter:out_valid -> rsp_demux_003:sink_valid
	wire  [103:0] dram_controller_s1_rsp_width_adapter_src_data;                                         // dram_controller_s1_rsp_width_adapter:out_data -> rsp_demux_003:sink_data
	wire          dram_controller_s1_rsp_width_adapter_src_ready;                                        // rsp_demux_003:sink_ready -> dram_controller_s1_rsp_width_adapter:out_ready
	wire    [7:0] dram_controller_s1_rsp_width_adapter_src_channel;                                      // dram_controller_s1_rsp_width_adapter:out_channel -> rsp_demux_003:sink_channel
	wire          dram_controller_s1_rsp_width_adapter_src_startofpacket;                                // dram_controller_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          dram_controller_s1_rsp_width_adapter_src_endofpacket;                                  // dram_controller_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          cmd_mux_src_valid;                                                                     // cmd_mux:src_valid -> accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_valid
	wire  [103:0] cmd_mux_src_data;                                                                      // cmd_mux:src_data -> accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                                     // accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [7:0] cmd_mux_src_channel;                                                                   // cmd_mux:src_channel -> accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                                             // cmd_mux:src_startofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                                               // cmd_mux:src_endofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:in_endofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_valid;         // accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_valid -> accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_valid
	wire   [76:0] accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_data;          // accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_data -> accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_data
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_ready;         // accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_ready -> accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_ready
	wire    [7:0] accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_channel;       // accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_channel -> accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_channel
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_startofpacket; // accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_startofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_startofpacket
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_endofpacket;   // accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter:out_endofpacket -> accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter:sink0_endofpacket
	wire          cmd_mux_003_src_valid;                                                                 // cmd_mux_003:src_valid -> dram_controller_s1_cmd_width_adapter:in_valid
	wire  [103:0] cmd_mux_003_src_data;                                                                  // cmd_mux_003:src_data -> dram_controller_s1_cmd_width_adapter:in_data
	wire          cmd_mux_003_src_ready;                                                                 // dram_controller_s1_cmd_width_adapter:in_ready -> cmd_mux_003:src_ready
	wire    [7:0] cmd_mux_003_src_channel;                                                               // cmd_mux_003:src_channel -> dram_controller_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_003_src_startofpacket;                                                         // cmd_mux_003:src_startofpacket -> dram_controller_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                           // cmd_mux_003:src_endofpacket -> dram_controller_s1_cmd_width_adapter:in_endofpacket
	wire          dram_controller_s1_cmd_width_adapter_src_valid;                                        // dram_controller_s1_cmd_width_adapter:out_valid -> dram_controller_s1_burst_adapter:sink0_valid
	wire   [85:0] dram_controller_s1_cmd_width_adapter_src_data;                                         // dram_controller_s1_cmd_width_adapter:out_data -> dram_controller_s1_burst_adapter:sink0_data
	wire          dram_controller_s1_cmd_width_adapter_src_ready;                                        // dram_controller_s1_burst_adapter:sink0_ready -> dram_controller_s1_cmd_width_adapter:out_ready
	wire    [7:0] dram_controller_s1_cmd_width_adapter_src_channel;                                      // dram_controller_s1_cmd_width_adapter:out_channel -> dram_controller_s1_burst_adapter:sink0_channel
	wire          dram_controller_s1_cmd_width_adapter_src_startofpacket;                                // dram_controller_s1_cmd_width_adapter:out_startofpacket -> dram_controller_s1_burst_adapter:sink0_startofpacket
	wire          dram_controller_s1_cmd_width_adapter_src_endofpacket;                                  // dram_controller_s1_cmd_width_adapter:out_endofpacket -> dram_controller_s1_burst_adapter:sink0_endofpacket
	wire    [7:0] nios2_cpu_data_master_limiter_cmd_valid_data;                                          // nios2_cpu_data_master_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [7:0] nios2_cpu_instruction_master_limiter_cmd_valid_data;                                   // nios2_cpu_instruction_master_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_valid;          // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire    [9:0] accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_data;           // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_ready;          // avalon_st_adapter:in_0_ready -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                         // avalon_st_adapter:out_0_valid -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_valid
	wire    [9:0] avalon_st_adapter_out_0_data;                                                          // avalon_st_adapter:out_0_data -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                         // accelerometer_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                         // avalon_st_adapter:out_0_error -> accelerometer_avalon_accelerometer_spi_mode_slave_agent:rdata_fifo_sink_error
	wire          jtag_avalon_jtag_slave_agent_rdata_fifo_src_valid;                                     // jtag_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] jtag_avalon_jtag_slave_agent_rdata_fifo_src_data;                                      // jtag_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          jtag_avalon_jtag_slave_agent_rdata_fifo_src_ready;                                     // avalon_st_adapter_001:in_0_ready -> jtag_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                     // avalon_st_adapter_001:out_0_valid -> jtag_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                      // avalon_st_adapter_001:out_0_data -> jtag_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                     // jtag_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                     // avalon_st_adapter_001:out_0_error -> jtag_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_valid;                                  // nios2_cpu_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_data;                                   // nios2_cpu_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_ready;                                  // avalon_st_adapter_002:in_0_ready -> nios2_cpu_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                     // avalon_st_adapter_002:out_0_valid -> nios2_cpu_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                      // avalon_st_adapter_002:out_0_data -> nios2_cpu_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                     // nios2_cpu_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                     // avalon_st_adapter_002:out_0_error -> nios2_cpu_debug_mem_slave_agent:rdata_fifo_sink_error
	wire          dram_controller_s1_agent_rdata_fifo_out_valid;                                         // dram_controller_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_003:in_0_valid
	wire   [17:0] dram_controller_s1_agent_rdata_fifo_out_data;                                          // dram_controller_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_003:in_0_data
	wire          dram_controller_s1_agent_rdata_fifo_out_ready;                                         // avalon_st_adapter_003:in_0_ready -> dram_controller_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                     // avalon_st_adapter_003:out_0_valid -> dram_controller_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_003_out_0_data;                                                      // avalon_st_adapter_003:out_0_data -> dram_controller_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                     // dram_controller_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                     // avalon_st_adapter_003:out_0_error -> dram_controller_s1_agent:rdata_fifo_sink_error
	wire          sys_clk_s1_agent_rdata_fifo_src_valid;                                                 // sys_clk_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] sys_clk_s1_agent_rdata_fifo_src_data;                                                  // sys_clk_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          sys_clk_s1_agent_rdata_fifo_src_ready;                                                 // avalon_st_adapter_004:in_0_ready -> sys_clk_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                     // avalon_st_adapter_004:out_0_valid -> sys_clk_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                      // avalon_st_adapter_004:out_0_data -> sys_clk_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                     // sys_clk_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                     // avalon_st_adapter_004:out_0_error -> sys_clk_s1_agent:rdata_fifo_sink_error
	wire          timer_1_s1_agent_rdata_fifo_src_valid;                                                 // timer_1_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] timer_1_s1_agent_rdata_fifo_src_data;                                                  // timer_1_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          timer_1_s1_agent_rdata_fifo_src_ready;                                                 // avalon_st_adapter_005:in_0_ready -> timer_1_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                     // avalon_st_adapter_005:out_0_valid -> timer_1_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                                      // avalon_st_adapter_005:out_0_data -> timer_1_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                     // timer_1_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                     // avalon_st_adapter_005:out_0_error -> timer_1_s1_agent:rdata_fifo_sink_error
	wire          timer_2_s1_agent_rdata_fifo_src_valid;                                                 // timer_2_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] timer_2_s1_agent_rdata_fifo_src_data;                                                  // timer_2_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          timer_2_s1_agent_rdata_fifo_src_ready;                                                 // avalon_st_adapter_006:in_0_ready -> timer_2_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                     // avalon_st_adapter_006:out_0_valid -> timer_2_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                                      // avalon_st_adapter_006:out_0_data -> timer_2_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                     // timer_2_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                     // avalon_st_adapter_006:out_0_error -> timer_2_s1_agent:rdata_fifo_sink_error
	wire          esp32_spi_spi_control_port_agent_rdata_fifo_src_valid;                                 // esp32_spi_spi_control_port_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] esp32_spi_spi_control_port_agent_rdata_fifo_src_data;                                  // esp32_spi_spi_control_port_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          esp32_spi_spi_control_port_agent_rdata_fifo_src_ready;                                 // avalon_st_adapter_007:in_0_ready -> esp32_spi_spi_control_port_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                     // avalon_st_adapter_007:out_0_valid -> esp32_spi_spi_control_port_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                                      // avalon_st_adapter_007:out_0_data -> esp32_spi_spi_control_port_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                     // esp32_spi_spi_control_port_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                     // avalon_st_adapter_007:out_0_error -> esp32_spi_spi_control_port_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (28),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (28),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) nios2_cpu_data_master_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                                                //                       clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (nios2_cpu_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (nios2_cpu_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (nios2_cpu_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (nios2_cpu_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (nios2_cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (nios2_cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (nios2_cpu_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (nios2_cpu_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (nios2_cpu_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (nios2_cpu_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (nios2_cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (nios2_cpu_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (nios2_cpu_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (nios2_cpu_data_master_byteenable),                                         //                          .byteenable
		.av_read                (nios2_cpu_data_master_read),                                               //                          .read
		.av_readdata            (nios2_cpu_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (nios2_cpu_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (nios2_cpu_data_master_write),                                              //                          .write
		.av_writedata           (nios2_cpu_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (nios2_cpu_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                     //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                     //               (terminated)
		.av_begintransfer       (1'b0),                                                                     //               (terminated)
		.av_chipselect          (1'b0),                                                                     //               (terminated)
		.av_lock                (1'b0),                                                                     //               (terminated)
		.uav_clken              (),                                                                         //               (terminated)
		.av_clken               (1'b1),                                                                     //               (terminated)
		.uav_response           (2'b00),                                                                    //               (terminated)
		.av_response            (),                                                                         //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                     //               (terminated)
		.av_writeresponsevalid  ()                                                                          //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (28),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (28),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) nios2_cpu_instruction_master_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                                                       //                       clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (nios2_cpu_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (nios2_cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (nios2_cpu_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (nios2_cpu_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (nios2_cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (nios2_cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (nios2_cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (nios2_cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (nios2_cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (nios2_cpu_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (nios2_cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (nios2_cpu_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (nios2_cpu_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (nios2_cpu_instruction_master_read),                                               //                          .read
		.av_readdata            (nios2_cpu_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (nios2_cpu_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                            //               (terminated)
		.av_byteenable          (4'b1111),                                                                         //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                            //               (terminated)
		.av_begintransfer       (1'b0),                                                                            //               (terminated)
		.av_chipselect          (1'b0),                                                                            //               (terminated)
		.av_write               (1'b0),                                                                            //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                            //               (terminated)
		.av_lock                (1'b0),                                                                            //               (terminated)
		.av_debugaccess         (1'b0),                                                                            //               (terminated)
		.uav_clken              (),                                                                                //               (terminated)
		.av_clken               (1'b1),                                                                            //               (terminated)
		.uav_response           (2'b00),                                                                           //               (terminated)
		.av_response            (),                                                                                //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                            //               (terminated)
		.av_writeresponsevalid  ()                                                                                 //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) accelerometer_avalon_accelerometer_spi_mode_slave_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                                                //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),                              //                    reset.reset
		.uav_address            (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_read),          //                         .read
		.uav_write              (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (accelerometer_avalon_accelerometer_spi_mode_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (accelerometer_avalon_accelerometer_spi_mode_slave_write),                  //                         .write
		.av_read                (accelerometer_avalon_accelerometer_spi_mode_slave_read),                   //                         .read
		.av_readdata            (accelerometer_avalon_accelerometer_spi_mode_slave_readdata),               //                         .readdata
		.av_writedata           (accelerometer_avalon_accelerometer_spi_mode_slave_writedata),              //                         .writedata
		.av_byteenable          (accelerometer_avalon_accelerometer_spi_mode_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (accelerometer_avalon_accelerometer_spi_mode_slave_waitrequest),            //                         .waitrequest
		.av_begintransfer       (),                                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                                         //              (terminated)
		.av_burstcount          (),                                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                                     //              (terminated)
		.av_writebyteenable     (),                                                                         //              (terminated)
		.av_lock                (),                                                                         //              (terminated)
		.av_chipselect          (),                                                                         //              (terminated)
		.av_clken               (),                                                                         //              (terminated)
		.uav_clken              (1'b0),                                                                     //              (terminated)
		.av_debugaccess         (),                                                                         //              (terminated)
		.av_outputenable        (),                                                                         //              (terminated)
		.uav_response           (),                                                                         //              (terminated)
		.av_response            (2'b00),                                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) jtag_avalon_jtag_slave_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                     //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),   //                    reset.reset
		.uav_address            (jtag_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (jtag_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (jtag_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (jtag_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (jtag_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (jtag_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (jtag_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (jtag_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (jtag_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (jtag_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (jtag_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (jtag_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (jtag_avalon_jtag_slave_write),                  //                         .write
		.av_read                (jtag_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (jtag_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (jtag_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (jtag_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (jtag_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                              //              (terminated)
		.av_beginbursttransfer  (),                                              //              (terminated)
		.av_burstcount          (),                                              //              (terminated)
		.av_byteenable          (),                                              //              (terminated)
		.av_readdatavalid       (1'b0),                                          //              (terminated)
		.av_writebyteenable     (),                                              //              (terminated)
		.av_lock                (),                                              //              (terminated)
		.av_clken               (),                                              //              (terminated)
		.uav_clken              (1'b0),                                          //              (terminated)
		.av_debugaccess         (),                                              //              (terminated)
		.av_outputenable        (),                                              //              (terminated)
		.uav_response           (),                                              //              (terminated)
		.av_response            (2'b00),                                         //              (terminated)
		.uav_writeresponsevalid (),                                              //              (terminated)
		.av_writeresponsevalid  (1'b0)                                           //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) nios2_cpu_debug_mem_slave_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                        //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (nios2_cpu_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (nios2_cpu_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (nios2_cpu_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (nios2_cpu_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (nios2_cpu_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (nios2_cpu_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (nios2_cpu_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (nios2_cpu_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (nios2_cpu_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (nios2_cpu_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (nios2_cpu_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (nios2_cpu_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (nios2_cpu_debug_mem_slave_write),                  //                         .write
		.av_read                (nios2_cpu_debug_mem_slave_read),                   //                         .read
		.av_readdata            (nios2_cpu_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (nios2_cpu_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (nios2_cpu_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (nios2_cpu_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (nios2_cpu_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                                 //              (terminated)
		.av_beginbursttransfer  (),                                                 //              (terminated)
		.av_burstcount          (),                                                 //              (terminated)
		.av_readdatavalid       (1'b0),                                             //              (terminated)
		.av_writebyteenable     (),                                                 //              (terminated)
		.av_lock                (),                                                 //              (terminated)
		.av_chipselect          (),                                                 //              (terminated)
		.av_clken               (),                                                 //              (terminated)
		.uav_clken              (1'b0),                                             //              (terminated)
		.av_outputenable        (),                                                 //              (terminated)
		.uav_response           (),                                                 //              (terminated)
		.av_response            (2'b00),                                            //              (terminated)
		.uav_writeresponsevalid (),                                                 //              (terminated)
		.av_writeresponsevalid  (1'b0)                                              //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) dram_controller_s1_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                   //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (dram_controller_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (dram_controller_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (dram_controller_s1_agent_m0_read),            //                         .read
		.uav_write              (dram_controller_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (dram_controller_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (dram_controller_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (dram_controller_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (dram_controller_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (dram_controller_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (dram_controller_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (dram_controller_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (dram_controller_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (dram_controller_s1_write),                    //                         .write
		.av_read                (dram_controller_s1_read),                     //                         .read
		.av_readdata            (dram_controller_s1_readdata),                 //                         .readdata
		.av_writedata           (dram_controller_s1_writedata),                //                         .writedata
		.av_byteenable          (dram_controller_s1_byteenable),               //                         .byteenable
		.av_readdatavalid       (dram_controller_s1_readdatavalid),            //                         .readdatavalid
		.av_waitrequest         (dram_controller_s1_waitrequest),              //                         .waitrequest
		.av_chipselect          (dram_controller_s1_chipselect),               //                         .chipselect
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sys_clk_s1_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                   //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sys_clk_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (sys_clk_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (sys_clk_s1_agent_m0_read),                    //                         .read
		.uav_write              (sys_clk_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (sys_clk_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (sys_clk_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (sys_clk_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (sys_clk_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (sys_clk_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (sys_clk_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (sys_clk_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (sys_clk_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (sys_clk_s1_write),                            //                         .write
		.av_readdata            (sys_clk_s1_readdata),                         //                         .readdata
		.av_writedata           (sys_clk_s1_writedata),                        //                         .writedata
		.av_chipselect          (sys_clk_s1_chipselect),                       //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer_1_s1_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                   //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer_1_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (timer_1_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (timer_1_s1_agent_m0_read),                    //                         .read
		.uav_write              (timer_1_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (timer_1_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (timer_1_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (timer_1_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (timer_1_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (timer_1_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (timer_1_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (timer_1_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (timer_1_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (timer_1_s1_write),                            //                         .write
		.av_readdata            (timer_1_s1_readdata),                         //                         .readdata
		.av_writedata           (timer_1_s1_writedata),                        //                         .writedata
		.av_chipselect          (timer_1_s1_chipselect),                       //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) timer_2_s1_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                   //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (timer_2_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (timer_2_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (timer_2_s1_agent_m0_read),                    //                         .read
		.uav_write              (timer_2_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (timer_2_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (timer_2_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (timer_2_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (timer_2_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (timer_2_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (timer_2_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (timer_2_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (timer_2_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (timer_2_s1_write),                            //                         .write
		.av_readdata            (timer_2_s1_readdata),                         //                         .readdata
		.av_writedata           (timer_2_s1_writedata),                        //                         .writedata
		.av_chipselect          (timer_2_s1_chipselect),                       //                         .chipselect
		.av_read                (),                                            //              (terminated)
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_byteenable          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_waitrequest         (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (28),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) esp32_spi_spi_control_port_translator (
		.clk                    (dram_clks_pll_sys_clk_clk),                         //                      clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),       //                    reset.reset
		.uav_address            (esp32_spi_spi_control_port_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (esp32_spi_spi_control_port_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (esp32_spi_spi_control_port_agent_m0_read),          //                         .read
		.uav_write              (esp32_spi_spi_control_port_agent_m0_write),         //                         .write
		.uav_waitrequest        (esp32_spi_spi_control_port_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (esp32_spi_spi_control_port_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (esp32_spi_spi_control_port_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (esp32_spi_spi_control_port_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (esp32_spi_spi_control_port_agent_m0_writedata),     //                         .writedata
		.uav_lock               (esp32_spi_spi_control_port_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (esp32_spi_spi_control_port_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (esp32_spi_spi_control_port_address),                //      avalon_anti_slave_0.address
		.av_write               (esp32_spi_spi_control_port_write),                  //                         .write
		.av_read                (esp32_spi_spi_control_port_read),                   //                         .read
		.av_readdata            (esp32_spi_spi_control_port_readdata),               //                         .readdata
		.av_writedata           (esp32_spi_spi_control_port_writedata),              //                         .writedata
		.av_chipselect          (esp32_spi_spi_control_port_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                  //              (terminated)
		.av_beginbursttransfer  (),                                                  //              (terminated)
		.av_burstcount          (),                                                  //              (terminated)
		.av_byteenable          (),                                                  //              (terminated)
		.av_readdatavalid       (1'b0),                                              //              (terminated)
		.av_waitrequest         (1'b0),                                              //              (terminated)
		.av_writebyteenable     (),                                                  //              (terminated)
		.av_lock                (),                                                  //              (terminated)
		.av_clken               (),                                                  //              (terminated)
		.uav_clken              (1'b0),                                              //              (terminated)
		.av_debugaccess         (),                                                  //              (terminated)
		.av_outputenable        (),                                                  //              (terminated)
		.uav_response           (),                                                  //              (terminated)
		.av_response            (2'b00),                                             //              (terminated)
		.uav_writeresponsevalid (),                                                  //              (terminated)
		.av_writeresponsevalid  (1'b0)                                               //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_QOS_H                 (84),
		.PKT_QOS_L                 (84),
		.PKT_DATA_SIDEBAND_H       (82),
		.PKT_DATA_SIDEBAND_L       (82),
		.PKT_ADDR_SIDEBAND_H       (81),
		.PKT_ADDR_SIDEBAND_L       (81),
		.PKT_BURST_TYPE_H          (80),
		.PKT_BURST_TYPE_L          (79),
		.PKT_CACHE_H               (98),
		.PKT_CACHE_L               (95),
		.PKT_THREAD_ID_H           (91),
		.PKT_THREAD_ID_L           (91),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_EXCLUSIVE       (69),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.ST_DATA_W                 (104),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) nios2_cpu_data_master_agent (
		.clk                   (dram_clks_pll_sys_clk_clk),                                                //       clk.clk
		.reset                 (nios2_cpu_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (nios2_cpu_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (nios2_cpu_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (nios2_cpu_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (nios2_cpu_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (nios2_cpu_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (nios2_cpu_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (nios2_cpu_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (nios2_cpu_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (nios2_cpu_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (nios2_cpu_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (nios2_cpu_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (nios2_cpu_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (nios2_cpu_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (nios2_cpu_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (nios2_cpu_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (nios2_cpu_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (nios2_cpu_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (nios2_cpu_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (nios2_cpu_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (nios2_cpu_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (nios2_cpu_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (nios2_cpu_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                         // (terminated)
		.av_writeresponsevalid ()                                                                          // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_QOS_H                 (84),
		.PKT_QOS_L                 (84),
		.PKT_DATA_SIDEBAND_H       (82),
		.PKT_DATA_SIDEBAND_L       (82),
		.PKT_ADDR_SIDEBAND_H       (81),
		.PKT_ADDR_SIDEBAND_L       (81),
		.PKT_BURST_TYPE_H          (80),
		.PKT_BURST_TYPE_L          (79),
		.PKT_CACHE_H               (98),
		.PKT_CACHE_L               (95),
		.PKT_THREAD_ID_H           (91),
		.PKT_THREAD_ID_L           (91),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_EXCLUSIVE       (69),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.ST_DATA_W                 (104),
		.ST_CHANNEL_W              (8),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) nios2_cpu_instruction_master_agent (
		.clk                   (dram_clks_pll_sys_clk_clk),                                                       //       clk.clk
		.reset                 (nios2_cpu_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (nios2_cpu_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (nios2_cpu_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (nios2_cpu_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (nios2_cpu_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (nios2_cpu_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (nios2_cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (nios2_cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (nios2_cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (nios2_cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (nios2_cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (nios2_cpu_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (nios2_cpu_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (nios2_cpu_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (nios2_cpu_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (nios2_cpu_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (nios2_cpu_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (nios2_cpu_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (nios2_cpu_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (nios2_cpu_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (nios2_cpu_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (nios2_cpu_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (nios2_cpu_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                                // (terminated)
		.av_writeresponsevalid ()                                                                                 // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (76),
		.PKT_ORI_BURST_SIZE_L      (74),
		.PKT_RESPONSE_STATUS_H     (73),
		.PKT_RESPONSE_STATUS_L     (72),
		.PKT_BURST_SIZE_H          (51),
		.PKT_BURST_SIZE_L          (49),
		.PKT_TRANS_LOCK            (41),
		.PKT_BEGIN_BURST           (56),
		.PKT_PROTECTION_H          (67),
		.PKT_PROTECTION_L          (65),
		.PKT_BURSTWRAP_H           (48),
		.PKT_BURSTWRAP_L           (46),
		.PKT_BYTE_CNT_H            (45),
		.PKT_BYTE_CNT_L            (43),
		.PKT_ADDR_H                (36),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (37),
		.PKT_TRANS_POSTED          (38),
		.PKT_TRANS_WRITE           (39),
		.PKT_TRANS_READ            (40),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (60),
		.PKT_SRC_ID_L              (58),
		.PKT_DEST_ID_H             (63),
		.PKT_DEST_ID_L             (61),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (77),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) accelerometer_avalon_accelerometer_spi_mode_slave_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                                                             //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset),                                           //       clk_reset.reset
		.m0_address              (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (accelerometer_avalon_accelerometer_spi_mode_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                                         //                .error
		.rdata_fifo_src_ready    (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (78),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                                                          //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset),                                        // clk_reset.reset
		.in_data           (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_data),             //        in.data
		.in_valid          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                              // (terminated)
		.csr_read          (1'b0),                                                                               // (terminated)
		.csr_write         (1'b0),                                                                               // (terminated)
		.csr_readdata      (),                                                                                   // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                               // (terminated)
		.almost_full_data  (),                                                                                   // (terminated)
		.almost_empty_data (),                                                                                   // (terminated)
		.in_empty          (1'b0),                                                                               // (terminated)
		.out_empty         (),                                                                                   // (terminated)
		.in_error          (1'b0),                                                                               // (terminated)
		.out_error         (),                                                                                   // (terminated)
		.in_channel        (1'b0),                                                                               // (terminated)
		.out_channel       ()                                                                                    // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (104),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) jtag_avalon_jtag_slave_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                               //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (jtag_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (jtag_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (jtag_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (jtag_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (jtag_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (jtag_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (jtag_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (jtag_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (jtag_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (jtag_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (jtag_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (jtag_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (jtag_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (jtag_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (jtag_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (jtag_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                   //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                   //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                    //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                           //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                             //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                 //                .channel
		.rf_sink_ready           (jtag_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (jtag_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (jtag_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (jtag_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (jtag_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (jtag_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (jtag_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (jtag_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (jtag_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (jtag_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                       // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                       //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                        //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                       //                .error
		.rdata_fifo_src_ready    (jtag_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (jtag_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (105),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) jtag_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                               //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_data           (jtag_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (jtag_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (jtag_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (jtag_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (jtag_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (jtag_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (jtag_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (jtag_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (jtag_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (jtag_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated)
		.csr_read          (1'b0),                                                    // (terminated)
		.csr_write         (1'b0),                                                    // (terminated)
		.csr_readdata      (),                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated)
		.almost_full_data  (),                                                        // (terminated)
		.almost_empty_data (),                                                        // (terminated)
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.in_error          (1'b0),                                                    // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_channel        (1'b0),                                                    // (terminated)
		.out_channel       ()                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (104),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) nios2_cpu_debug_mem_slave_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                                  //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (nios2_cpu_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (nios2_cpu_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (nios2_cpu_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (nios2_cpu_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (nios2_cpu_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (nios2_cpu_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (nios2_cpu_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (nios2_cpu_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (nios2_cpu_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (nios2_cpu_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (nios2_cpu_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (nios2_cpu_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (nios2_cpu_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (nios2_cpu_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (nios2_cpu_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (nios2_cpu_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                      //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                      //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                       //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                              //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                    //                .channel
		.rf_sink_ready           (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (nios2_cpu_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (nios2_cpu_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (nios2_cpu_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (nios2_cpu_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (nios2_cpu_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                          //                .error
		.rdata_fifo_src_ready    (nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (105),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) nios2_cpu_debug_mem_slave_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                                  //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (nios2_cpu_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (nios2_cpu_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (nios2_cpu_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (nios2_cpu_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (nios2_cpu_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (nios2_cpu_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                      // (terminated)
		.csr_read          (1'b0),                                                       // (terminated)
		.csr_write         (1'b0),                                                       // (terminated)
		.csr_readdata      (),                                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                       // (terminated)
		.almost_full_data  (),                                                           // (terminated)
		.almost_empty_data (),                                                           // (terminated)
		.in_empty          (1'b0),                                                       // (terminated)
		.out_empty         (),                                                           // (terminated)
		.in_error          (1'b0),                                                       // (terminated)
		.out_error         (),                                                           // (terminated)
		.in_channel        (1'b0),                                                       // (terminated)
		.out_channel       ()                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (85),
		.PKT_ORI_BURST_SIZE_L      (83),
		.PKT_RESPONSE_STATUS_H     (82),
		.PKT_RESPONSE_STATUS_L     (81),
		.PKT_BURST_SIZE_H          (60),
		.PKT_BURST_SIZE_L          (58),
		.PKT_TRANS_LOCK            (50),
		.PKT_BEGIN_BURST           (65),
		.PKT_PROTECTION_H          (76),
		.PKT_PROTECTION_L          (74),
		.PKT_BURSTWRAP_H           (57),
		.PKT_BURSTWRAP_L           (55),
		.PKT_BYTE_CNT_H            (54),
		.PKT_BYTE_CNT_L            (52),
		.PKT_ADDR_H                (45),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (46),
		.PKT_TRANS_POSTED          (47),
		.PKT_TRANS_WRITE           (48),
		.PKT_TRANS_READ            (49),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (69),
		.PKT_SRC_ID_L              (67),
		.PKT_DEST_ID_H             (72),
		.PKT_DEST_ID_L             (70),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (86),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) dram_controller_s1_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                              //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset),            //       clk_reset.reset
		.m0_address              (dram_controller_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (dram_controller_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (dram_controller_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (dram_controller_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (dram_controller_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (dram_controller_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (dram_controller_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (dram_controller_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (dram_controller_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (dram_controller_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (dram_controller_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (dram_controller_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (dram_controller_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (dram_controller_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (dram_controller_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (dram_controller_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (dram_controller_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (dram_controller_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (dram_controller_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (dram_controller_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (dram_controller_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (dram_controller_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (dram_controller_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (dram_controller_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (dram_controller_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (dram_controller_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (dram_controller_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (dram_controller_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (dram_controller_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (dram_controller_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (dram_controller_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (dram_controller_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (dram_controller_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dram_controller_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (dram_controller_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (87),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dram_controller_s1_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                           //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (dram_controller_s1_agent_rf_source_data),             //        in.data
		.in_valid          (dram_controller_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (dram_controller_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (dram_controller_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (dram_controller_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (dram_controller_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (dram_controller_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (dram_controller_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (dram_controller_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (dram_controller_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) dram_controller_s1_agent_rdata_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                     //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (dram_controller_s1_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (dram_controller_s1_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (dram_controller_s1_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (dram_controller_s1_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (dram_controller_s1_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (dram_controller_s1_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_startofpacket  (1'b0),                                          // (terminated)
		.in_endofpacket    (1'b0),                                          // (terminated)
		.out_startofpacket (),                                              // (terminated)
		.out_endofpacket   (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (104),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sys_clk_s1_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                   //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (sys_clk_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sys_clk_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sys_clk_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sys_clk_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sys_clk_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (sys_clk_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sys_clk_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sys_clk_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (sys_clk_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sys_clk_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (sys_clk_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (sys_clk_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sys_clk_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (sys_clk_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (sys_clk_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (sys_clk_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_004_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                     //                .channel
		.rf_sink_ready           (sys_clk_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sys_clk_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sys_clk_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sys_clk_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sys_clk_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sys_clk_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sys_clk_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sys_clk_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sys_clk_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sys_clk_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),           //                .error
		.rdata_fifo_src_ready    (sys_clk_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sys_clk_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sys_clk_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (105),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sys_clk_s1_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sys_clk_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sys_clk_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sys_clk_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sys_clk_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sys_clk_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sys_clk_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sys_clk_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sys_clk_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sys_clk_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sys_clk_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (104),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timer_1_s1_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                   //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (timer_1_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (timer_1_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (timer_1_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (timer_1_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (timer_1_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (timer_1_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (timer_1_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (timer_1_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (timer_1_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (timer_1_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (timer_1_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (timer_1_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (timer_1_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (timer_1_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (timer_1_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (timer_1_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_005_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                     //                .channel
		.rf_sink_ready           (timer_1_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (timer_1_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (timer_1_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (timer_1_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (timer_1_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (timer_1_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (timer_1_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (timer_1_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (timer_1_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (timer_1_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),           //                .error
		.rdata_fifo_src_ready    (timer_1_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_1_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (timer_1_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (105),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer_1_s1_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timer_1_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timer_1_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timer_1_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timer_1_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timer_1_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timer_1_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timer_1_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timer_1_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timer_1_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timer_1_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (104),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) timer_2_s1_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                   //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (timer_2_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (timer_2_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (timer_2_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (timer_2_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (timer_2_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (timer_2_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (timer_2_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (timer_2_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (timer_2_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (timer_2_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (timer_2_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (timer_2_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (timer_2_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (timer_2_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (timer_2_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (timer_2_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                       //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                       //                .valid
		.cp_data                 (cmd_mux_006_src_data),                        //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),               //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                 //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                     //                .channel
		.rf_sink_ready           (timer_2_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (timer_2_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (timer_2_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (timer_2_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (timer_2_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (timer_2_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (timer_2_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (timer_2_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (timer_2_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (timer_2_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),           //                .error
		.rdata_fifo_src_ready    (timer_2_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_2_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (timer_2_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (105),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) timer_2_s1_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (timer_2_s1_agent_rf_source_data),             //        in.data
		.in_valid          (timer_2_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (timer_2_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (timer_2_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (timer_2_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (timer_2_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (timer_2_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (timer_2_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (timer_2_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (timer_2_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                       // (terminated)
		.csr_read          (1'b0),                                        // (terminated)
		.csr_write         (1'b0),                                        // (terminated)
		.csr_readdata      (),                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),        // (terminated)
		.almost_full_data  (),                                            // (terminated)
		.almost_empty_data (),                                            // (terminated)
		.in_empty          (1'b0),                                        // (terminated)
		.out_empty         (),                                            // (terminated)
		.in_error          (1'b0),                                        // (terminated)
		.out_error         (),                                            // (terminated)
		.in_channel        (1'b0),                                        // (terminated)
		.out_channel       ()                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (78),
		.PKT_BURST_SIZE_L          (76),
		.PKT_TRANS_LOCK            (68),
		.PKT_BEGIN_BURST           (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (75),
		.PKT_BURSTWRAP_L           (73),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_ADDR_H                (63),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (64),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.PKT_TRANS_READ            (67),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (8),
		.ST_DATA_W                 (104),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) esp32_spi_spi_control_port_agent (
		.clk                     (dram_clks_pll_sys_clk_clk),                                   //             clk.clk
		.reset                   (nios2_cpu_reset_reset_bridge_in_reset_reset),                 //       clk_reset.reset
		.m0_address              (esp32_spi_spi_control_port_agent_m0_address),                 //              m0.address
		.m0_burstcount           (esp32_spi_spi_control_port_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (esp32_spi_spi_control_port_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (esp32_spi_spi_control_port_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (esp32_spi_spi_control_port_agent_m0_lock),                    //                .lock
		.m0_readdata             (esp32_spi_spi_control_port_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (esp32_spi_spi_control_port_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (esp32_spi_spi_control_port_agent_m0_read),                    //                .read
		.m0_waitrequest          (esp32_spi_spi_control_port_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (esp32_spi_spi_control_port_agent_m0_writedata),               //                .writedata
		.m0_write                (esp32_spi_spi_control_port_agent_m0_write),                   //                .write
		.rp_endofpacket          (esp32_spi_spi_control_port_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (esp32_spi_spi_control_port_agent_rp_ready),                   //                .ready
		.rp_valid                (esp32_spi_spi_control_port_agent_rp_valid),                   //                .valid
		.rp_data                 (esp32_spi_spi_control_port_agent_rp_data),                    //                .data
		.rp_startofpacket        (esp32_spi_spi_control_port_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                                       //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                                       //                .valid
		.cp_data                 (cmd_mux_007_src_data),                                        //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                                 //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                                     //                .channel
		.rf_sink_ready           (esp32_spi_spi_control_port_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (esp32_spi_spi_control_port_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (esp32_spi_spi_control_port_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (esp32_spi_spi_control_port_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (esp32_spi_spi_control_port_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (esp32_spi_spi_control_port_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (esp32_spi_spi_control_port_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (esp32_spi_spi_control_port_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (esp32_spi_spi_control_port_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (esp32_spi_spi_control_port_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (esp32_spi_spi_control_port_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (esp32_spi_spi_control_port_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (esp32_spi_spi_control_port_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (105),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) esp32_spi_spi_control_port_agent_rsp_fifo (
		.clk               (dram_clks_pll_sys_clk_clk),                                   //       clk.clk
		.reset             (nios2_cpu_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_data           (esp32_spi_spi_control_port_agent_rf_source_data),             //        in.data
		.in_valid          (esp32_spi_spi_control_port_agent_rf_source_valid),            //          .valid
		.in_ready          (esp32_spi_spi_control_port_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (esp32_spi_spi_control_port_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (esp32_spi_spi_control_port_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (esp32_spi_spi_control_port_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (esp32_spi_spi_control_port_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (esp32_spi_spi_control_port_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (esp32_spi_spi_control_port_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (esp32_spi_spi_control_port_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	esp32SPIHardware_mm_interconnect_0_router router (
		.sink_ready         (nios2_cpu_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (nios2_cpu_data_master_agent_cp_valid),         //          .valid
		.sink_data          (nios2_cpu_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (nios2_cpu_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_cpu_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                    //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_src_ready),                             //       src.ready
		.src_valid          (router_src_valid),                             //          .valid
		.src_data           (router_src_data),                              //          .data
		.src_channel        (router_src_channel),                           //          .channel
		.src_startofpacket  (router_src_startofpacket),                     //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                        //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (nios2_cpu_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (nios2_cpu_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (nios2_cpu_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (nios2_cpu_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_cpu_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                           //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_001_src_ready),                                //       src.ready
		.src_valid          (router_001_src_valid),                                //          .valid
		.src_data           (router_001_src_data),                                 //          .data
		.src_channel        (router_001_src_channel),                              //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                           //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_valid),         //          .valid
		.sink_data          (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_data),          //          .data
		.sink_startofpacket (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                                                //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.src_ready          (router_002_src_ready),                                                     //       src.ready
		.src_valid          (router_002_src_valid),                                                     //          .valid
		.src_data           (router_002_src_data),                                                      //          .data
		.src_channel        (router_002_src_channel),                                                   //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                             //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                                //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (jtag_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (jtag_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (jtag_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (jtag_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                     //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_003_src_ready),                          //       src.ready
		.src_valid          (router_003_src_valid),                          //          .valid
		.src_data           (router_003_src_data),                           //          .data
		.src_channel        (router_003_src_channel),                        //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                     //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (nios2_cpu_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (nios2_cpu_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (nios2_cpu_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (nios2_cpu_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (nios2_cpu_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                        //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_004_src_ready),                             //       src.ready
		.src_valid          (router_004_src_valid),                             //          .valid
		.src_data           (router_004_src_data),                              //          .data
		.src_channel        (router_004_src_channel),                           //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                     //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                        //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_005 router_005 (
		.sink_ready         (dram_controller_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (dram_controller_s1_agent_rp_valid),           //          .valid
		.sink_data          (dram_controller_s1_agent_rp_data),            //          .data
		.sink_startofpacket (dram_controller_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (dram_controller_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                        //       src.ready
		.src_valid          (router_005_src_valid),                        //          .valid
		.src_data           (router_005_src_data),                         //          .data
		.src_channel        (router_005_src_channel),                      //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_003 router_006 (
		.sink_ready         (sys_clk_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (sys_clk_s1_agent_rp_valid),                   //          .valid
		.sink_data          (sys_clk_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (sys_clk_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (sys_clk_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                        //       src.ready
		.src_valid          (router_006_src_valid),                        //          .valid
		.src_data           (router_006_src_data),                         //          .data
		.src_channel        (router_006_src_channel),                      //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_003 router_007 (
		.sink_ready         (timer_1_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (timer_1_s1_agent_rp_valid),                   //          .valid
		.sink_data          (timer_1_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (timer_1_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (timer_1_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                        //       src.ready
		.src_valid          (router_007_src_valid),                        //          .valid
		.src_data           (router_007_src_data),                         //          .data
		.src_channel        (router_007_src_channel),                      //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_003 router_008 (
		.sink_ready         (timer_2_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (timer_2_s1_agent_rp_valid),                   //          .valid
		.sink_data          (timer_2_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (timer_2_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (timer_2_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                        //       src.ready
		.src_valid          (router_008_src_valid),                        //          .valid
		.src_data           (router_008_src_data),                         //          .data
		.src_channel        (router_008_src_channel),                      //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_router_003 router_009 (
		.sink_ready         (esp32_spi_spi_control_port_agent_rp_ready),         //      sink.ready
		.sink_valid         (esp32_spi_spi_control_port_agent_rp_valid),         //          .valid
		.sink_data          (esp32_spi_spi_control_port_agent_rp_data),          //          .data
		.sink_startofpacket (esp32_spi_spi_control_port_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (esp32_spi_spi_control_port_agent_rp_endofpacket),   //          .endofpacket
		.clk                (dram_clks_pll_sys_clk_clk),                         //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_009_src_ready),                              //       src.ready
		.src_valid          (router_009_src_valid),                              //          .valid
		.src_data           (router_009_src_data),                               //          .data
		.src_channel        (router_009_src_channel),                            //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                      //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                         //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (104),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) nios2_cpu_data_master_limiter (
		.clk                    (dram_clks_pll_sys_clk_clk),                           //       clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                    //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                    //          .valid
		.cmd_sink_data          (router_src_data),                                     //          .data
		.cmd_sink_channel       (router_src_channel),                                  //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                            //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                              //          .endofpacket
		.cmd_src_ready          (nios2_cpu_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (nios2_cpu_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (nios2_cpu_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (nios2_cpu_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (nios2_cpu_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                   //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                   //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                 //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                    //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                           //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                             //          .endofpacket
		.rsp_src_ready          (nios2_cpu_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (nios2_cpu_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (nios2_cpu_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (nios2_cpu_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (nios2_cpu_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (nios2_cpu_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (nios2_cpu_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (88),
		.PKT_SRC_ID_H              (87),
		.PKT_SRC_ID_L              (85),
		.PKT_BYTE_CNT_H            (72),
		.PKT_BYTE_CNT_L            (70),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (65),
		.PKT_TRANS_WRITE           (66),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (104),
		.ST_CHANNEL_W              (8),
		.VALID_WIDTH               (8),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) nios2_cpu_instruction_master_limiter (
		.clk                    (dram_clks_pll_sys_clk_clk),                                  //       clk.clk
		.reset                  (nios2_cpu_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                       //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                       //          .valid
		.cmd_sink_data          (router_001_src_data),                                        //          .data
		.cmd_sink_channel       (router_001_src_channel),                                     //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                               //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                 //          .endofpacket
		.cmd_src_ready          (nios2_cpu_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (nios2_cpu_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (nios2_cpu_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (nios2_cpu_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (nios2_cpu_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                      //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                      //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                    //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                       //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                              //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                //          .endofpacket
		.rsp_src_ready          (nios2_cpu_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (nios2_cpu_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (nios2_cpu_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (nios2_cpu_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (nios2_cpu_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (nios2_cpu_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (nios2_cpu_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (36),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (56),
		.PKT_BYTE_CNT_H            (45),
		.PKT_BYTE_CNT_L            (43),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (51),
		.PKT_BURST_SIZE_L          (49),
		.PKT_BURST_TYPE_H          (53),
		.PKT_BURST_TYPE_L          (52),
		.PKT_BURSTWRAP_H           (48),
		.PKT_BURSTWRAP_L           (46),
		.PKT_TRANS_COMPRESSED_READ (37),
		.PKT_TRANS_WRITE           (39),
		.PKT_TRANS_READ            (40),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (77),
		.ST_CHANNEL_W              (8),
		.OUT_BYTE_CNT_H            (43),
		.OUT_BURSTWRAP_H           (48),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (7),
		.BURSTWRAP_CONST_VALUE     (7),
		.ADAPTER_VERSION           ("13.1")
	) accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter (
		.clk                   (dram_clks_pll_sys_clk_clk),                                                             //       cr0.clk
		.reset                 (nios2_cpu_reset_reset_bridge_in_reset_reset),                                           // cr0_reset.reset
		.sink0_valid           (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (45),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (65),
		.PKT_BYTE_CNT_H            (54),
		.PKT_BYTE_CNT_L            (52),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (60),
		.PKT_BURST_SIZE_L          (58),
		.PKT_BURST_TYPE_H          (62),
		.PKT_BURST_TYPE_L          (61),
		.PKT_BURSTWRAP_H           (57),
		.PKT_BURSTWRAP_L           (55),
		.PKT_TRANS_COMPRESSED_READ (46),
		.PKT_TRANS_WRITE           (48),
		.PKT_TRANS_READ            (49),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (86),
		.ST_CHANNEL_W              (8),
		.OUT_BYTE_CNT_H            (53),
		.OUT_BURSTWRAP_H           (57),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (3),
		.BURSTWRAP_CONST_VALUE     (3),
		.ADAPTER_VERSION           ("13.1")
	) dram_controller_s1_burst_adapter (
		.clk                   (dram_clks_pll_sys_clk_clk),                              //       cr0.clk
		.reset                 (nios2_cpu_reset_reset_bridge_in_reset_reset),            // cr0_reset.reset
		.sink0_valid           (dram_controller_s1_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (dram_controller_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (dram_controller_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (dram_controller_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (dram_controller_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (dram_controller_s1_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (dram_controller_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (dram_controller_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (dram_controller_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (dram_controller_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (dram_controller_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (dram_controller_s1_burst_adapter_source0_ready)          //          .ready
	);

	esp32SPIHardware_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (dram_clks_pll_sys_clk_clk),                           //        clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (nios2_cpu_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (nios2_cpu_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (nios2_cpu_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (nios2_cpu_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (nios2_cpu_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (nios2_cpu_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                //           .valid
		.src0_data          (cmd_demux_src0_data),                                 //           .data
		.src0_channel       (cmd_demux_src0_channel),                              //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                        //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                          //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                //           .valid
		.src1_data          (cmd_demux_src1_data),                                 //           .data
		.src1_channel       (cmd_demux_src1_channel),                              //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                        //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                          //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                //           .valid
		.src2_data          (cmd_demux_src2_data),                                 //           .data
		.src2_channel       (cmd_demux_src2_channel),                              //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                        //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                          //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                //           .valid
		.src3_data          (cmd_demux_src3_data),                                 //           .data
		.src3_channel       (cmd_demux_src3_channel),                              //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                        //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                          //           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                                //       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                                //           .valid
		.src4_data          (cmd_demux_src4_data),                                 //           .data
		.src4_channel       (cmd_demux_src4_channel),                              //           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                        //           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket),                          //           .endofpacket
		.src5_ready         (cmd_demux_src5_ready),                                //       src5.ready
		.src5_valid         (cmd_demux_src5_valid),                                //           .valid
		.src5_data          (cmd_demux_src5_data),                                 //           .data
		.src5_channel       (cmd_demux_src5_channel),                              //           .channel
		.src5_startofpacket (cmd_demux_src5_startofpacket),                        //           .startofpacket
		.src5_endofpacket   (cmd_demux_src5_endofpacket),                          //           .endofpacket
		.src6_ready         (cmd_demux_src6_ready),                                //       src6.ready
		.src6_valid         (cmd_demux_src6_valid),                                //           .valid
		.src6_data          (cmd_demux_src6_data),                                 //           .data
		.src6_channel       (cmd_demux_src6_channel),                              //           .channel
		.src6_startofpacket (cmd_demux_src6_startofpacket),                        //           .startofpacket
		.src6_endofpacket   (cmd_demux_src6_endofpacket),                          //           .endofpacket
		.src7_ready         (cmd_demux_src7_ready),                                //       src7.ready
		.src7_valid         (cmd_demux_src7_valid),                                //           .valid
		.src7_data          (cmd_demux_src7_data),                                 //           .data
		.src7_channel       (cmd_demux_src7_channel),                              //           .channel
		.src7_startofpacket (cmd_demux_src7_startofpacket),                        //           .startofpacket
		.src7_endofpacket   (cmd_demux_src7_endofpacket)                           //           .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (dram_clks_pll_sys_clk_clk),                                  //        clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (nios2_cpu_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (nios2_cpu_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (nios2_cpu_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (nios2_cpu_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (nios2_cpu_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (nios2_cpu_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                                   //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                   //           .valid
		.src0_data          (cmd_demux_001_src0_data),                                    //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                                 //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                           //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                             //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                   //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                   //           .valid
		.src1_data          (cmd_demux_001_src1_data),                                    //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                                 //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                           //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                              //           .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                           //       src.ready
		.src_valid           (cmd_mux_src_valid),                           //          .valid
		.src_data            (cmd_mux_src_data),                            //          .data
		.src_channel         (cmd_mux_src_channel),                         //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                   //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                     //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                      //          .channel
		.sink0_data          (cmd_demux_src0_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                       //          .valid
		.src_data            (cmd_mux_001_src_data),                        //          .data
		.src_channel         (cmd_mux_001_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                      //          .channel
		.sink0_data          (cmd_demux_src1_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux_002 cmd_mux_002 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                       //          .valid
		.src_data            (cmd_mux_002_src_data),                        //          .data
		.src_channel         (cmd_mux_002_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                      //          .channel
		.sink0_data          (cmd_demux_src2_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux_002 cmd_mux_003 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                       //          .valid
		.src_data            (cmd_mux_003_src_data),                        //          .data
		.src_channel         (cmd_mux_003_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                      //          .channel
		.sink0_data          (cmd_demux_src3_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                  //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                    //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                    //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                  //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                     //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux cmd_mux_004 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                       //          .valid
		.src_data            (cmd_mux_004_src_data),                        //          .data
		.src_channel         (cmd_mux_004_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                      //          .channel
		.sink0_data          (cmd_demux_src4_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux cmd_mux_005 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                       //          .valid
		.src_data            (cmd_mux_005_src_data),                        //          .data
		.src_channel         (cmd_mux_005_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src5_channel),                      //          .channel
		.sink0_data          (cmd_demux_src5_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux cmd_mux_006 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                       //          .valid
		.src_data            (cmd_mux_006_src_data),                        //          .data
		.src_channel         (cmd_mux_006_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src6_channel),                      //          .channel
		.sink0_data          (cmd_demux_src6_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_cmd_mux cmd_mux_007 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                       //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                       //          .valid
		.src_data            (cmd_mux_007_src_data),                        //          .data
		.src_channel         (cmd_mux_007_src_channel),                     //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                        //     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                        //          .valid
		.sink0_channel       (cmd_demux_src7_channel),                      //          .channel
		.sink0_data          (cmd_demux_src7_data),                         //          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket)                   //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (dram_clks_pll_sys_clk_clk),                                                             //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),                                           // clk_reset.reset
		.sink_ready         (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                                                  //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                                                  //          .valid
		.src0_data          (rsp_demux_src0_data),                                                                   //          .data
		.src0_channel       (rsp_demux_src0_channel),                                                                //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                                          //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                                             //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                        //      sink.ready
		.sink_channel       (router_003_src_channel),                      //          .channel
		.sink_data          (router_003_src_data),                         //          .data
		.sink_startofpacket (router_003_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_003_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_001_src0_data),                     //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux_002 rsp_demux_002 (
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                        //      sink.ready
		.sink_channel       (router_004_src_channel),                      //          .channel
		.sink_data          (router_004_src_data),                         //          .data
		.sink_startofpacket (router_004_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_004_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_002_src0_data),                     //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),              //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                    //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                    //          .valid
		.src1_data          (rsp_demux_002_src1_data),                     //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                  //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),            //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux_002 rsp_demux_003 (
		.clk                (dram_clks_pll_sys_clk_clk),                              //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.sink_ready         (dram_controller_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (dram_controller_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (dram_controller_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (dram_controller_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (dram_controller_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (dram_controller_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                               //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                               //          .valid
		.src0_data          (rsp_demux_003_src0_data),                                //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                             //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                         //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                               //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                               //          .valid
		.src1_data          (rsp_demux_003_src1_data),                                //          .data
		.src1_channel       (rsp_demux_003_src1_channel),                             //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),                       //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)                          //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux rsp_demux_004 (
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                        //      sink.ready
		.sink_channel       (router_006_src_channel),                      //          .channel
		.sink_data          (router_006_src_data),                         //          .data
		.sink_startofpacket (router_006_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_006_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_004_src0_data),                     //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux rsp_demux_005 (
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                        //      sink.ready
		.sink_channel       (router_007_src_channel),                      //          .channel
		.sink_data          (router_007_src_data),                         //          .data
		.sink_startofpacket (router_007_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_007_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_005_src0_data),                     //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux rsp_demux_006 (
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                        //      sink.ready
		.sink_channel       (router_008_src_channel),                      //          .channel
		.sink_data          (router_008_src_data),                         //          .data
		.sink_startofpacket (router_008_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_008_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_006_src0_data),                     //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_demux rsp_demux_007 (
		.clk                (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset              (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                        //      sink.ready
		.sink_channel       (router_009_src_channel),                      //          .channel
		.sink_data          (router_009_src_data),                         //          .data
		.sink_startofpacket (router_009_src_startofpacket),                //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                  //          .endofpacket
		.sink_valid         (router_009_src_valid),                        //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                    //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                    //          .valid
		.src0_data          (rsp_demux_007_src0_data),                     //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                  //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),            //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                           //       src.ready
		.src_valid           (rsp_mux_src_valid),                           //          .valid
		.src_data            (rsp_mux_src_data),                            //          .data
		.src_channel         (rsp_mux_src_channel),                         //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                   //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                     //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                        //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                        //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                      //          .channel
		.sink0_data          (rsp_demux_src0_data),                         //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                  //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                    //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                    //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                  //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                     //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),              //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                    //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                    //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                  //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                     //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),            //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),              //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                    //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                    //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                  //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                     //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),            //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),              //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                    //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                    //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),                  //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                     //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),            //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),              //          .endofpacket
		.sink5_ready         (rsp_demux_005_src0_ready),                    //     sink5.ready
		.sink5_valid         (rsp_demux_005_src0_valid),                    //          .valid
		.sink5_channel       (rsp_demux_005_src0_channel),                  //          .channel
		.sink5_data          (rsp_demux_005_src0_data),                     //          .data
		.sink5_startofpacket (rsp_demux_005_src0_startofpacket),            //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src0_endofpacket),              //          .endofpacket
		.sink6_ready         (rsp_demux_006_src0_ready),                    //     sink6.ready
		.sink6_valid         (rsp_demux_006_src0_valid),                    //          .valid
		.sink6_channel       (rsp_demux_006_src0_channel),                  //          .channel
		.sink6_data          (rsp_demux_006_src0_data),                     //          .data
		.sink6_startofpacket (rsp_demux_006_src0_startofpacket),            //          .startofpacket
		.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),              //          .endofpacket
		.sink7_ready         (rsp_demux_007_src0_ready),                    //     sink7.ready
		.sink7_valid         (rsp_demux_007_src0_valid),                    //          .valid
		.sink7_channel       (rsp_demux_007_src0_channel),                  //          .channel
		.sink7_data          (rsp_demux_007_src0_data),                     //          .data
		.sink7_startofpacket (rsp_demux_007_src0_startofpacket),            //          .startofpacket
		.sink7_endofpacket   (rsp_demux_007_src0_endofpacket)               //          .endofpacket
	);

	esp32SPIHardware_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (dram_clks_pll_sys_clk_clk),                   //       clk.clk
		.reset               (nios2_cpu_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                       //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                       //          .valid
		.src_data            (rsp_mux_001_src_data),                        //          .data
		.src_channel         (rsp_mux_001_src_channel),                     //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),               //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                 //          .endofpacket
		.sink0_ready         (rsp_demux_002_src1_ready),                    //     sink0.ready
		.sink0_valid         (rsp_demux_002_src1_valid),                    //          .valid
		.sink0_channel       (rsp_demux_002_src1_channel),                  //          .channel
		.sink0_data          (rsp_demux_002_src1_data),                     //          .data
		.sink0_startofpacket (rsp_demux_002_src1_startofpacket),            //          .startofpacket
		.sink0_endofpacket   (rsp_demux_002_src1_endofpacket),              //          .endofpacket
		.sink1_ready         (rsp_demux_003_src1_ready),                    //     sink1.ready
		.sink1_valid         (rsp_demux_003_src1_valid),                    //          .valid
		.sink1_channel       (rsp_demux_003_src1_channel),                  //          .channel
		.sink1_data          (rsp_demux_003_src1_data),                     //          .data
		.sink1_startofpacket (rsp_demux_003_src1_startofpacket),            //          .startofpacket
		.sink1_endofpacket   (rsp_demux_003_src1_endofpacket)               //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (36),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (45),
		.IN_PKT_BYTE_CNT_L             (43),
		.IN_PKT_TRANS_COMPRESSED_READ  (37),
		.IN_PKT_TRANS_WRITE            (39),
		.IN_PKT_BURSTWRAP_H            (48),
		.IN_PKT_BURSTWRAP_L            (46),
		.IN_PKT_BURST_SIZE_H           (51),
		.IN_PKT_BURST_SIZE_L           (49),
		.IN_PKT_RESPONSE_STATUS_H      (73),
		.IN_PKT_RESPONSE_STATUS_L      (72),
		.IN_PKT_TRANS_EXCLUSIVE        (42),
		.IN_PKT_BURST_TYPE_H           (53),
		.IN_PKT_BURST_TYPE_L           (52),
		.IN_PKT_ORI_BURST_SIZE_L       (74),
		.IN_PKT_ORI_BURST_SIZE_H       (76),
		.IN_ST_DATA_W                  (77),
		.OUT_PKT_ADDR_H                (63),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (72),
		.OUT_PKT_BYTE_CNT_L            (70),
		.OUT_PKT_TRANS_COMPRESSED_READ (64),
		.OUT_PKT_BURST_SIZE_H          (78),
		.OUT_PKT_BURST_SIZE_L          (76),
		.OUT_PKT_RESPONSE_STATUS_H     (100),
		.OUT_PKT_RESPONSE_STATUS_L     (99),
		.OUT_PKT_TRANS_EXCLUSIVE       (69),
		.OUT_PKT_BURST_TYPE_H          (80),
		.OUT_PKT_BURST_TYPE_L          (79),
		.OUT_PKT_ORI_BURST_SIZE_L      (101),
		.OUT_PKT_ORI_BURST_SIZE_H      (103),
		.OUT_ST_DATA_W                 (104),
		.ST_CHANNEL_W                  (8),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter (
		.clk                  (dram_clks_pll_sys_clk_clk),                                                             //       clk.clk
		.reset                (nios2_cpu_reset_reset_bridge_in_reset_reset),                                           // clk_reset.reset
		.in_valid             (router_002_src_valid),                                                                  //      sink.valid
		.in_channel           (router_002_src_channel),                                                                //          .channel
		.in_startofpacket     (router_002_src_startofpacket),                                                          //          .startofpacket
		.in_endofpacket       (router_002_src_endofpacket),                                                            //          .endofpacket
		.in_ready             (router_002_src_ready),                                                                  //          .ready
		.in_data              (router_002_src_data),                                                                   //          .data
		.out_endofpacket      (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_data),          //          .data
		.out_channel          (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                 // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (45),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (54),
		.IN_PKT_BYTE_CNT_L             (52),
		.IN_PKT_TRANS_COMPRESSED_READ  (46),
		.IN_PKT_TRANS_WRITE            (48),
		.IN_PKT_BURSTWRAP_H            (57),
		.IN_PKT_BURSTWRAP_L            (55),
		.IN_PKT_BURST_SIZE_H           (60),
		.IN_PKT_BURST_SIZE_L           (58),
		.IN_PKT_RESPONSE_STATUS_H      (82),
		.IN_PKT_RESPONSE_STATUS_L      (81),
		.IN_PKT_TRANS_EXCLUSIVE        (51),
		.IN_PKT_BURST_TYPE_H           (62),
		.IN_PKT_BURST_TYPE_L           (61),
		.IN_PKT_ORI_BURST_SIZE_L       (83),
		.IN_PKT_ORI_BURST_SIZE_H       (85),
		.IN_ST_DATA_W                  (86),
		.OUT_PKT_ADDR_H                (63),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (72),
		.OUT_PKT_BYTE_CNT_L            (70),
		.OUT_PKT_TRANS_COMPRESSED_READ (64),
		.OUT_PKT_BURST_SIZE_H          (78),
		.OUT_PKT_BURST_SIZE_L          (76),
		.OUT_PKT_RESPONSE_STATUS_H     (100),
		.OUT_PKT_RESPONSE_STATUS_L     (99),
		.OUT_PKT_TRANS_EXCLUSIVE       (69),
		.OUT_PKT_BURST_TYPE_H          (80),
		.OUT_PKT_BURST_TYPE_L          (79),
		.OUT_PKT_ORI_BURST_SIZE_L      (101),
		.OUT_PKT_ORI_BURST_SIZE_H      (103),
		.OUT_ST_DATA_W                 (104),
		.ST_CHANNEL_W                  (8),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) dram_controller_s1_rsp_width_adapter (
		.clk                  (dram_clks_pll_sys_clk_clk),                              //       clk.clk
		.reset                (nios2_cpu_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_valid             (router_005_src_valid),                                   //      sink.valid
		.in_channel           (router_005_src_channel),                                 //          .channel
		.in_startofpacket     (router_005_src_startofpacket),                           //          .startofpacket
		.in_endofpacket       (router_005_src_endofpacket),                             //          .endofpacket
		.in_ready             (router_005_src_ready),                                   //          .ready
		.in_data              (router_005_src_data),                                    //          .data
		.out_endofpacket      (dram_controller_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (dram_controller_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (dram_controller_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (dram_controller_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (dram_controller_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (dram_controller_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                  // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (63),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (72),
		.IN_PKT_BYTE_CNT_L             (70),
		.IN_PKT_TRANS_COMPRESSED_READ  (64),
		.IN_PKT_TRANS_WRITE            (66),
		.IN_PKT_BURSTWRAP_H            (75),
		.IN_PKT_BURSTWRAP_L            (73),
		.IN_PKT_BURST_SIZE_H           (78),
		.IN_PKT_BURST_SIZE_L           (76),
		.IN_PKT_RESPONSE_STATUS_H      (100),
		.IN_PKT_RESPONSE_STATUS_L      (99),
		.IN_PKT_TRANS_EXCLUSIVE        (69),
		.IN_PKT_BURST_TYPE_H           (80),
		.IN_PKT_BURST_TYPE_L           (79),
		.IN_PKT_ORI_BURST_SIZE_L       (101),
		.IN_PKT_ORI_BURST_SIZE_H       (103),
		.IN_ST_DATA_W                  (104),
		.OUT_PKT_ADDR_H                (36),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (45),
		.OUT_PKT_BYTE_CNT_L            (43),
		.OUT_PKT_TRANS_COMPRESSED_READ (37),
		.OUT_PKT_BURST_SIZE_H          (51),
		.OUT_PKT_BURST_SIZE_L          (49),
		.OUT_PKT_RESPONSE_STATUS_H     (73),
		.OUT_PKT_RESPONSE_STATUS_L     (72),
		.OUT_PKT_TRANS_EXCLUSIVE       (42),
		.OUT_PKT_BURST_TYPE_H          (53),
		.OUT_PKT_BURST_TYPE_L          (52),
		.OUT_PKT_ORI_BURST_SIZE_L      (74),
		.OUT_PKT_ORI_BURST_SIZE_H      (76),
		.OUT_ST_DATA_W                 (77),
		.ST_CHANNEL_W                  (8),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter (
		.clk                  (dram_clks_pll_sys_clk_clk),                                                             //       clk.clk
		.reset                (nios2_cpu_reset_reset_bridge_in_reset_reset),                                           // clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                                                     //      sink.valid
		.in_channel           (cmd_mux_src_channel),                                                                   //          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                                                             //          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                                                               //          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                                                     //          .ready
		.in_data              (cmd_mux_src_data),                                                                      //          .data
		.out_endofpacket      (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                 // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (63),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (72),
		.IN_PKT_BYTE_CNT_L             (70),
		.IN_PKT_TRANS_COMPRESSED_READ  (64),
		.IN_PKT_TRANS_WRITE            (66),
		.IN_PKT_BURSTWRAP_H            (75),
		.IN_PKT_BURSTWRAP_L            (73),
		.IN_PKT_BURST_SIZE_H           (78),
		.IN_PKT_BURST_SIZE_L           (76),
		.IN_PKT_RESPONSE_STATUS_H      (100),
		.IN_PKT_RESPONSE_STATUS_L      (99),
		.IN_PKT_TRANS_EXCLUSIVE        (69),
		.IN_PKT_BURST_TYPE_H           (80),
		.IN_PKT_BURST_TYPE_L           (79),
		.IN_PKT_ORI_BURST_SIZE_L       (101),
		.IN_PKT_ORI_BURST_SIZE_H       (103),
		.IN_ST_DATA_W                  (104),
		.OUT_PKT_ADDR_H                (45),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (54),
		.OUT_PKT_BYTE_CNT_L            (52),
		.OUT_PKT_TRANS_COMPRESSED_READ (46),
		.OUT_PKT_BURST_SIZE_H          (60),
		.OUT_PKT_BURST_SIZE_L          (58),
		.OUT_PKT_RESPONSE_STATUS_H     (82),
		.OUT_PKT_RESPONSE_STATUS_L     (81),
		.OUT_PKT_TRANS_EXCLUSIVE       (51),
		.OUT_PKT_BURST_TYPE_H          (62),
		.OUT_PKT_BURST_TYPE_L          (61),
		.OUT_PKT_ORI_BURST_SIZE_L      (83),
		.OUT_PKT_ORI_BURST_SIZE_H      (85),
		.OUT_ST_DATA_W                 (86),
		.ST_CHANNEL_W                  (8),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) dram_controller_s1_cmd_width_adapter (
		.clk                  (dram_clks_pll_sys_clk_clk),                              //       clk.clk
		.reset                (nios2_cpu_reset_reset_bridge_in_reset_reset),            // clk_reset.reset
		.in_valid             (cmd_mux_003_src_valid),                                  //      sink.valid
		.in_channel           (cmd_mux_003_src_channel),                                //          .channel
		.in_startofpacket     (cmd_mux_003_src_startofpacket),                          //          .startofpacket
		.in_endofpacket       (cmd_mux_003_src_endofpacket),                            //          .endofpacket
		.in_ready             (cmd_mux_003_src_ready),                                  //          .ready
		.in_data              (cmd_mux_003_src_data),                                   //          .data
		.out_endofpacket      (dram_controller_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (dram_controller_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (dram_controller_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (dram_controller_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (dram_controller_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (dram_controller_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                  // (terminated)
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                                                    // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset),                                  // in_rst_0.reset
		.in_0_data      (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (accelerometer_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                                                 //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                                                //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                                                //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                                                 //         .error
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                         // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset),       // in_rst_0.reset
		.in_0_data      (jtag_avalon_jtag_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (jtag_avalon_jtag_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (jtag_avalon_jtag_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                  //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                 //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                 //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                  //         .error
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                            // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (nios2_cpu_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                    //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                    //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                     //         .error
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                     // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (dram_controller_s1_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (dram_controller_s1_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (dram_controller_s1_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)              //         .error
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                   // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sys_clk_s1_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (sys_clk_s1_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (sys_clk_s1_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)            //         .error
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                   // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timer_1_s1_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (timer_1_s1_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (timer_1_s1_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)            //         .error
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                   // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (timer_2_s1_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (timer_2_s1_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (timer_2_s1_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),            //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),           //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),           //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)            //         .error
	);

	esp32SPIHardware_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (dram_clks_pll_sys_clk_clk),                             // in_clk_0.clk
		.in_rst_0_reset (nios2_cpu_reset_reset_bridge_in_reset_reset),           // in_rst_0.reset
		.in_0_data      (esp32_spi_spi_control_port_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (esp32_spi_spi_control_port_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (esp32_spi_spi_control_port_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                      //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),                     //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),                     //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                      //         .error
	);

endmodule
