
---------- Begin Simulation Statistics ----------
final_tick                               1050841011500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                   100230                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14418.10                       # Real time elapsed on the host
host_tick_rate                               72883470                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440924618                       # Number of instructions simulated
sim_ops                                    1445129615                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.050841                       # Number of seconds simulated
sim_ticks                                1050841011500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.983195                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168097450                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191056315                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14905895                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259246251                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21839669                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22396652                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          556983                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328984081                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148376                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050454                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9106065                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654884                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33050738                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160597                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46075583                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517598                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571337                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1936922225                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.646165                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395503                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1330434096     68.69%     68.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    361305544     18.65%     87.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85261605      4.40%     91.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83229796      4.30%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26145869      1.35%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8340427      0.43%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4717370      0.24%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4436780      0.23%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33050738      1.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1936922225                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112826                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817662                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697202                       # Number of loads committed
system.cpu0.commit.membars                    2104054                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104060      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530289     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747648     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256323     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571337                       # Class of committed instruction
system.cpu0.commit.refs                     536003999                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517598                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571337                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.673340                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.673340                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            277855915                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5822100                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166652673                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316520946                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               744258879                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                915052686                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9114292                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13697977                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3760533                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328984081                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232687017                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1208470498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5770864                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340143879                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29828278                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.157217                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726657460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189937119                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.640438                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1950042305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.687779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913087                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1003525975     51.46%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703526880     36.08%     87.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124137771      6.37%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97425005      5.00%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16596644      0.85%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2456239      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268558      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     436      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104797      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1950042305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      142499167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9177622                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319258717                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.617591                       # Inst execution rate
system.cpu0.iew.exec_refs                   562170357                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151647136                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              219374679                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408571002                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056730                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5265048                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152197169                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297613620                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410523221                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4935412                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1292335090                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1043064                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5917753                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9114292                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8230655                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       156108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21493672                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        77318                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7123                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4895011                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19873800                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4890372                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7123                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       399320                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8778302                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                591404062                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1283938746                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840627                       # average fanout of values written-back
system.cpu0.iew.wb_producers                497150455                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.613579                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284011515                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586044057                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823250115                       # number of integer regfile writes
system.cpu0.ipc                              0.597607                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.597607                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106107      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717087579     55.28%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842120      0.91%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.16%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413376833     31.87%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150757396     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297270502                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1661182                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001281                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 318344     19.16%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1036784     62.41%     81.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               306036     18.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1296825522                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4546369707                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1283938695                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1343662725                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294452697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297270502                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160923                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46042280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           125322                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13393039                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1950042305                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.665252                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.866900                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1047273728     53.71%     53.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          608251877     31.19%     84.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          209043132     10.72%     95.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75066871      3.85%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8135451      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             962474      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             936636      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             219330      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             152806      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1950042305                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.619950                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11163105                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2643147                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408571002                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152197169                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2062                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2092541472                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9140727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              235647680                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543170                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7406234                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               755019934                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11868720                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14085                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1609766433                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1311838773                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846475084                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                907304474                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23280308                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9114292                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             42784430                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45931910                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1609766389                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        171495                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6198                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16720117                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6182                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3201492160                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2608429100                       # The number of ROB writes
system.cpu0.timesIdled                       22310335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2029                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.722807                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12328949                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14382344                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1800234                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18011957                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            670108                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         682714                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12606                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21039826                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41908                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050235                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1330225                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227445                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1995869                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11034553                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67672170                       # Number of instructions committed
system.cpu1.commit.committedOps              68722608                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    302651632                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227068                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942307                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    273879739     90.49%     90.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14475057      4.78%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5233217      1.73%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4060174      1.34%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1121641      0.37%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       504000      0.17%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1046466      0.35%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       335469      0.11%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1995869      0.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    302651632                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074645                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65707194                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16750812                       # Number of loads committed
system.cpu1.commit.membars                    2100525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100525      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43597343     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801047     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5223549      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68722608                       # Class of committed instruction
system.cpu1.commit.refs                      23024608                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67672170                       # Number of Instructions Simulated
system.cpu1.committedOps                     68722608                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.517190                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.517190                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            243885973                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               498935                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11656561                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84299032                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16661236                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40380773                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1331687                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1232620                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2675320                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21039826                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14684210                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    286325993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               326999                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88306940                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3603392                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068828                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16807289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12999057                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.288879                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         304934989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.715838                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               247400846     81.13%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36924327     12.11%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11838259      3.88%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7121980      2.34%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1121019      0.37%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  264973      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262975      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     595      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           304934989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         753029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1395136                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17807746                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.249543                       # Inst execution rate
system.cpu1.iew.exec_refs                    25870823                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6632362                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              205483241                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19711050                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051123                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1379204                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6981531                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79732467                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19238461                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1316972                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76282376                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                848223                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3954751                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1331687                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6139975                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66293                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          723494                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32844                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1982                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10684                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2960238                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       707735                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1982                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405085                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990051                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43628334                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75205093                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823590                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35931865                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.246019                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75255785                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                96921087                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50386696                       # number of integer regfile writes
system.cpu1.ipc                              0.221377                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.221377                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100752      2.71%      2.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49216891     63.42%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20629289     26.58%     92.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5652261      7.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77599348                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1520662                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019596                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 315113     20.72%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                961876     63.25%     83.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               243669     16.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77019242                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461789855                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75205081                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90743730                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76580718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77599348                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151749                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11009858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           135536                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           334                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4957894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    304934989                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.254478                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.726060                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          256954798     84.27%     84.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30695641     10.07%     94.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10504396      3.44%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3563571      1.17%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2004604      0.66%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             455050      0.15%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             496270      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             152356      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             108303      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      304934989                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.253851                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7357086                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          894582                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19711050                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6981531                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu1.numCycles                       305688018                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1795978172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              219155128                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45683645                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7040913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18732831                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2950525                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                27159                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105688169                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82740562                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55364838                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40187847                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15141270                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1331687                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25498523                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9681193                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105688157                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28973                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               872                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15284240                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           871                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   380411780                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161803871                       # The number of ROB writes
system.cpu1.timesIdled                          64697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            82.258935                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14839623                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            18040135                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3247413                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22694127                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            616834                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         706138                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           89304                       # Number of indirect misses.
system.cpu2.branchPred.lookups               26256953                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30824                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050202                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1987429                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102630                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2003495                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       33044081                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64191869                       # Number of instructions committed
system.cpu2.commit.committedOps              65242279                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    286676964                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.227581                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.943774                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    259214181     90.42%     90.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13849523      4.83%     95.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5106956      1.78%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3918467      1.37%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       981400      0.34%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       469710      0.16%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       811291      0.28%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       321941      0.11%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2003495      0.70%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    286676964                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013613                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62342470                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862313                       # Number of loads committed
system.cpu2.commit.membars                    2100493                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100493      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41198096     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912515     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031031      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65242279                       # Class of committed instruction
system.cpu2.commit.refs                      21943558                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64191869                       # Number of Instructions Simulated
system.cpu2.committedOps                     65242279                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.568619                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.568619                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            212346561                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1284074                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13132966                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             106339972                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22303552                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 53048298                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1988616                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1707999                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2544162                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   26256953                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 19476095                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    266400204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               382154                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     119557751                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6497200                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.089532                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          22582341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15456457                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.407674                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         292231189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.420765                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.892966                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               217113258     74.30%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                46952916     16.07%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16439702      5.63%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7718904      2.64%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1537787      0.53%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  993151      0.34%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1474499      0.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     963      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           292231189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1037006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2045671                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18703876                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.259090                       # Inst execution rate
system.cpu2.iew.exec_refs                    24538758                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6407774                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              179973416                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25457346                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2398061                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1805229                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             9421071                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           98263667                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18130984                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1311964                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             75982839                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1014924                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3918394                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1988616                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6049366                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        64983                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          623442                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27178                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1769                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12813                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      9595033                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3339826                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1769                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       492216                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1553455                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 43432440                       # num instructions consuming a value
system.cpu2.iew.wb_count                     75019305                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.812496                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 35288697                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.255804                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      75066041                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                97532215                       # number of integer regfile reads
system.cpu2.int_regfile_writes               49496320                       # number of integer regfile writes
system.cpu2.ipc                              0.218885                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218885                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100704      2.72%      2.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             50273508     65.04%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19487234     25.21%     92.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5433208      7.03%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              77294803                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1481966                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019173                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 308896     20.84%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                939087     63.37%     84.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               233979     15.79%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              76676049                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         448425371                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     75019293                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        131286209                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  90991940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 77294803                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7271727                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       33021387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122638                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       4120395                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     23446694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    292231189                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.264499                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.732558                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          243684344     83.39%     83.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           31899959     10.92%     94.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9947143      3.40%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3537851      1.21%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1982931      0.68%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             457980      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             478081      0.16%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             146305      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              96595      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      292231189                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.263564                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         14124095                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2245905                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25457346                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            9421071                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu2.numCycles                       293268195                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1808398636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              190628463                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494878                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4618795                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                25019352                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2707477                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                27420                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            130255170                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             103577584                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           68827760                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 51879411                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              14827678                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1988616                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22684931                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25332882                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       130255158                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30416                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               857                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11457786                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           856                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   382958711                       # The number of ROB reads
system.cpu2.rob.rob_writes                  202131904                       # The number of ROB writes
system.cpu2.timesIdled                          68615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.593636                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10039809                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11594165                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1311950                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14804529                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            512770                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         524713                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11943                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17037856                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18850                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050193                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           933375                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568909                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1841310                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151330                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8081512                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58542981                       # Number of instructions committed
system.cpu3.commit.committedOps              59593391                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    257063507                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.231824                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.966333                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    232682212     90.52%     90.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12181560      4.74%     95.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4371252      1.70%     96.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3400006      1.32%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       823762      0.32%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       432019      0.17%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1036016      0.40%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       295370      0.11%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1841310      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    257063507                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865414                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56842070                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731686                       # Number of loads committed
system.cpu3.commit.membars                    2100496                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100496      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37247629     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781879     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463243      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59593391                       # Class of committed instruction
system.cpu3.commit.refs                      20245134                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58542981                       # Number of Instructions Simulated
system.cpu3.committedOps                     59593391                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.433835                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.433835                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            209941975                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               398342                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9515624                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70794580                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13104907                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 32301664                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                934291                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1006914                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2426698                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17037856                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12337628                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    243556996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               231489                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73652932                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2625732                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065639                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13839666                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10552579                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.283750                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         258709535                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.288758                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.707948                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               210616235     81.41%     81.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30658776     11.85%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10062972      3.89%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6079144      2.35%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  935595      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  203832      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151598      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1370      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           258709535                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         860412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              980024                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14732816                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.251150                       # Inst execution rate
system.cpu3.iew.exec_refs                    22360750                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5726331                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171445597                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16875269                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051045                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           972971                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5958525                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67654973                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16634419                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           959771                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65190965                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                868012                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4221255                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                934291                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6320066                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        61015                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          522113                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22813                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1081                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11061                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2143583                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       445077                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1081                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       253727                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        726297                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38333794                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64409011                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.828780                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31770267                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.248137                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64448473                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82735451                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43439966                       # number of integer regfile writes
system.cpu3.ipc                              0.225538                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.225538                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100701      3.18%      3.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41403014     62.59%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17918834     27.09%     92.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4728037      7.15%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66150736                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1468107                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022193                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 307714     20.96%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                927762     63.19%     84.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               232627     15.85%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65518126                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         392591456                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64408999                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75717338                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64503331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66150736                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151642                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8061581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           112370                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           312                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3518828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    258709535                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.255695                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.732830                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          217728337     84.16%     84.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26847689     10.38%     94.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8216402      3.18%     97.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2914167      1.13%     98.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1895047      0.73%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             416715      0.16%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             459330      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             146785      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              85063      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      258709535                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.254847                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6900134                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          784364                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16875269                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5958525                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu3.numCycles                       259569947                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1842095558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185779329                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39879495                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7054001                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14789620                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2397928                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20053                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88880498                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69725296                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46958364                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32452343                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14891467                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                934291                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             24722653                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7078869                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88880486                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31299                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               847                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14015683                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           846                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   322895982                       # The number of ROB reads
system.cpu3.rob.rob_writes                  136999380                       # The number of ROB writes
system.cpu3.timesIdled                          46783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3065985                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               177636                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3429281                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17144831                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7575595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15111014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1043615                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        71659                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52591737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5459014                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105933855                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5530673                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4322634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3750966                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3784349                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              995                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            668                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3245010                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3244977                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4322634                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6364                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22678597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22678597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    724388928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               724388928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1421                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7575671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7575671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7575671                       # Request fanout histogram
system.membus.respLayer1.occupancy        40050321921                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32148622035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      7230867940                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44972753825.816071                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 441940597000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   146982519000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 903858492500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     19387787                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        19387787                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     19387787                       # number of overall hits
system.cpu2.icache.overall_hits::total       19387787                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        88308                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88308                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        88308                       # number of overall misses
system.cpu2.icache.overall_misses::total        88308                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1628902998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1628902998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1628902998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1628902998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     19476095                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     19476095                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     19476095                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     19476095                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004534                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004534                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004534                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004534                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18445.701386                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18445.701386                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18445.701386                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18445.701386                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1340                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    78.823529                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80444                       # number of writebacks
system.cpu2.icache.writebacks::total            80444                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7832                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7832                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7832                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7832                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80476                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80476                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80476                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80476                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1458975498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1458975498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1458975498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1458975498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004132                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004132                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004132                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004132                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18129.324246                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18129.324246                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18129.324246                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18129.324246                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80444                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     19387787                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       19387787                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        88308                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88308                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1628902998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1628902998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     19476095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     19476095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004534                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004534                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18445.701386                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18445.701386                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7832                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7832                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80476                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80476                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1458975498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1458975498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18129.324246                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18129.324246                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989306                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           18982283                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80444                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           235.968910                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348558500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989306                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999666                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999666                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         39032666                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        39032666                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17515804                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17515804                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17515804                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17515804                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4746000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4746000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4746000                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4746000                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 575637872227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 575637872227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 575637872227                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 575637872227                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22261804                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22261804                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22261804                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22261804                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.213190                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.213190                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.213190                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.213190                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 121289.058623                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121289.058623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 121289.058623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121289.058623                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5772207                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       328747                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            70184                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3848                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.243916                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.433212                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375535                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375535                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3784165                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3784165                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3784165                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3784165                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       961835                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       961835                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       961835                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       961835                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 107680270899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 107680270899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 107680270899                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 107680270899                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043206                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111952.955444                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111952.955444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111952.955444                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111952.955444                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375535                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14491452                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14491452                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2739735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2739735                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 301485468500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 301485468500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17231187                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17231187                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158999                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158999                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 110041.835615                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110041.835615                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2202817                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2202817                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       536918                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       536918                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  54089894000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54089894000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031160                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 100741.442827                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100741.442827                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3024352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3024352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2006265                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2006265                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 274152403727                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 274152403727                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030617                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030617                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.398811                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.398811                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 136648.151529                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 136648.151529                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1581348                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1581348                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424917                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424917                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  53590376899                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  53590376899                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084466                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084466                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126119.634891                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126119.634891                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          314                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          240                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6244000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6244000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.433213                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.433213                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26016.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26016.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          120                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          120                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3873000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3873000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.216606                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.216606                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        32275                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32275                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1131500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1131500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.420485                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.420485                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7253.205128                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7253.205128                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          154                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       988500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       988500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.415094                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.415094                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6418.831169                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6418.831169                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       347500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       347500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       336500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       336500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634830                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634830                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415372                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415372                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46902842500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46902842500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395516                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395516                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112917.679815                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112917.679815                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415372                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415372                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46487470500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46487470500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395516                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395516                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111917.679815                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111917.679815                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.867000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19527527                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377067                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.180521                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348570000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.867000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.870844                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.870844                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48002961                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48002961                       # Number of data accesses
system.cpu3.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7736987054.621849                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   46069304843.910179                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 441940728000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   130139552000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 920701459500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12281060                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12281060                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12281060                       # number of overall hits
system.cpu3.icache.overall_hits::total       12281060                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56568                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56568                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56568                       # number of overall misses
system.cpu3.icache.overall_misses::total        56568                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1160058500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1160058500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1160058500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1160058500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12337628                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12337628                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12337628                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12337628                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004585                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004585                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004585                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004585                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20507.327464                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20507.327464                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20507.327464                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20507.327464                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52527                       # number of writebacks
system.cpu3.icache.writebacks::total            52527                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4009                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4009                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4009                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4009                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52559                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52559                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52559                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52559                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1054986500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1054986500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1054986500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1054986500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004260                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004260                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004260                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004260                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20072.423372                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20072.423372                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20072.423372                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20072.423372                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52527                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12281060                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12281060                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56568                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56568                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1160058500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1160058500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12337628                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12337628                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20507.327464                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20507.327464                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4009                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4009                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52559                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52559                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1054986500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1054986500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20072.423372                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20072.423372                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989155                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11731317                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52527                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           223.338797                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        354734500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989155                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999661                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999661                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24727815                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24727815                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15716839                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15716839                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15716839                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15716839                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4601551                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4601551                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4601551                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4601551                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 557285923078                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 557285923078                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 557285923078                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 557285923078                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20318390                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20318390                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20318390                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20318390                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226472                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226472                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226472                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226472                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 121108.279160                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121108.279160                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 121108.279160                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121108.279160                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5610220                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       349573                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            66091                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3910                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.886293                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    89.404859                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255255                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255255                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3703760                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3703760                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3703760                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3703760                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897791                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897791                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897791                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897791                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 101034817212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 101034817212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 101034817212                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 101034817212                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044186                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044186                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044186                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044186                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112537.124132                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112537.124132                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112537.124132                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112537.124132                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255255                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13186255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13186255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2669316                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2669316                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 290018314000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 290018314000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15855571                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15855571                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.168352                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.168352                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108648.925043                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108648.925043                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2157619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2157619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511697                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511697                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51942095500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51942095500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032272                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032272                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101509.478265                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101509.478265                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2530584                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2530584                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1932235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1932235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 267267609078                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 267267609078                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.432963                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.432963                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 138320.447087                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 138320.447087                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1546141                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1546141                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386094                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386094                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  49092721712                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49092721712                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086513                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086513                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127152.252332                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127152.252332                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          238                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6302500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6302500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.424242                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.424242                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26481.092437                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26481.092437                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          109                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194296                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194296                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 36628.440367                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36628.440367                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1617500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1617500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.447917                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.447917                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9404.069767                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9404.069767                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1471500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1471500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.445312                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.445312                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8605.263158                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8605.263158                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       630000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       630000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       605000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       605000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691151                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691151                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359042                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359042                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39245576500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39245576500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050193                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050193                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341882                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341882                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109306.366665                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109306.366665                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359042                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359042                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38886534500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38886534500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341882                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341882                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108306.366665                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108306.366665                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.786295                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17664046                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256659                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.056356                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        354746000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.786295                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868322                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868322                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43995740                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43995740                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       380864125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   553968306.551554                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       390500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1467990000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1046270642000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4570369500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203156012                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203156012                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203156012                       # number of overall hits
system.cpu0.icache.overall_hits::total      203156012                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29531005                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29531005                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29531005                       # number of overall misses
system.cpu0.icache.overall_misses::total     29531005                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376064138998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376064138998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376064138998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376064138998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232687017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232687017                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232687017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232687017                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126913                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126913                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126913                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126913                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12734.552684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12734.552684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12734.552684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12734.552684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2515                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.692308                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26398356                       # number of writebacks
system.cpu0.icache.writebacks::total         26398356                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3132616                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3132616                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3132616                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3132616                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26398389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26398389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26398389                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26398389                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323395034498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323395034498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323395034498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323395034498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113450                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113450                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113450                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113450                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12250.559475                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12250.559475                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12250.559475                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12250.559475                       # average overall mshr miss latency
system.cpu0.icache.replacements              26398356                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203156012                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203156012                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29531005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29531005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376064138998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376064138998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232687017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232687017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12734.552684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12734.552684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3132616                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3132616                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26398389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26398389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323395034498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323395034498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113450                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113450                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12250.559475                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12250.559475                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229552946                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26398356                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.695729                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491772422                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491772422                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    497459238                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       497459238                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    497459238                       # number of overall hits
system.cpu0.dcache.overall_hits::total      497459238                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32359922                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32359922                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32359922                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32359922                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1200356675860                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1200356675860                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1200356675860                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1200356675860                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529819160                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529819160                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529819160                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529819160                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061077                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061077                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37093.929827                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37093.929827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37093.929827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37093.929827                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11286531                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       362036                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           196234                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3810                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.515675                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.022572                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22238348                       # number of writebacks
system.cpu0.dcache.writebacks::total         22238348                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10585996                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10585996                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10585996                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10585996                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21773926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21773926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21773926                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21773926                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 446928235047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 446928235047                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 446928235047                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 446928235047                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041097                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041097                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041097                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041097                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20525.845226                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20525.845226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20525.845226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20525.845226                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22238348                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    358552643                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      358552643                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25014229                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25014229                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 763419750000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 763419750000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383566872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383566872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30519.419567                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30519.419567                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5797707                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5797707                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19216522                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19216522                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 343027128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 343027128500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050100                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050100                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17850.635432                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17850.635432                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138906595                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138906595                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7345693                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7345693                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 436936925860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 436936925860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.050226                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.050226                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59482.056473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59482.056473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4788289                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4788289                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2557404                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2557404                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 103901106547                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 103901106547                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017486                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017486                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40627.568639                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40627.568639                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1864                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1864                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11814500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11814500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449590                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449590                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6338.251073                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6338.251073                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1799                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1799                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           65                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1527500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1527500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015678                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015678                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        23500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        23500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3753                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3753                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          300                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3142500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3142500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4053                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074019                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074019                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        10475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        10475                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          296                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          296                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2848500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2848500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073032                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073032                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9623.310811                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9623.310811                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584711                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584711                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465743                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465743                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52830563500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52830563500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050454                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050454                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443373                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443373                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113432.866409                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113432.866409                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465743                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465743                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52364820500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52364820500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112432.866409                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112432.866409                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993369                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          520289999                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22239464                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.394898                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993369                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999793                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999793                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083995122                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083995122                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26334810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20395120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               75916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              187067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              178808                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              179697                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47475811                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26334810                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20395120                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              75916                       # number of overall hits
system.l2.overall_hits::.cpu1.data             187067                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75911                       # number of overall hits
system.l2.overall_hits::.cpu2.data             178808                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48482                       # number of overall hits
system.l2.overall_hits::.cpu3.data             179697                       # number of overall hits
system.l2.overall_hits::total                47475811                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1840844                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1265080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1194876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1073537                       # number of demand (read+write) misses
system.l2.demand_misses::total                5449322                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63577                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1840844                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2766                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1265080                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4565                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1194876                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4077                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1073537                       # number of overall misses
system.l2.overall_misses::total               5449322                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5429003998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 209304432417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    273701999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 156790669709                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    471407496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 149076881996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    419287998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 134981990970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     656747376583                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5429003998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 209304432417                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    273701999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 156790669709                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    471407496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 149076881996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    419287998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 134981990970                       # number of overall miss cycles
system.l2.overall_miss_latency::total    656747376583                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26398387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22235964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           78682                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1452147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1373684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1253234                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52925133                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26398387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22235964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          78682                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1452147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1373684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1253234                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52925133                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.082787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.035154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.871179                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.056725                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.869833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.077570                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.856613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.082787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.035154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.871179                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.056725                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.869833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.077570                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.856613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85392.579046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113700.255110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98952.277296                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123937.355510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103265.607010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124763.475035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102842.285504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 125735.760360                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120519.098813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85392.579046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113700.255110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98952.277296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123937.355510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103265.607010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124763.475035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102842.285504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 125735.760360                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120519.098813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4201681                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    112836                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.237061                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1896894                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3750966                       # number of writebacks
system.l2.writebacks::total                   3750966                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          48502                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          47446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          47666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              280360                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         48502                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         47446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         47666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             280360                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1705193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1216578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1147430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1025871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5168962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1705193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1216578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1147430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1025871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2411925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7580887                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4785001502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 182187301442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    229337999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 139643780597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    404949997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 132789667801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    358168000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 119811722496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 580209929834                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4785001502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 182187301442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    229337999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 139643780597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    404949997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 132789667801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    358168000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 119811722496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 258839415983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 839049345817                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.031545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.837779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.052450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.835294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.071310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.818579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.031545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.837779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.052450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.835294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.071310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.818579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143238                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75426.811614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106842.628044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92400.483078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114784.075166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95936.981047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 115727.903054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95562.433298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 116790.242142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112248.828650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75426.811614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106842.628044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92400.483078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114784.075166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95936.981047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 115727.903054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95562.433298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 116790.242142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 107316.527663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110679.574279                       # average overall mshr miss latency
system.l2.replacements                       13036847                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5798725                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5798725                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5798725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5798725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46685775                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46685775                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46685775                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46685775                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2411925                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2411925                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 258839415983                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 258839415983                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 107316.527663                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 107316.527663                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   77                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                158                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       118500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       109500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       293000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.568966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.689189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.638889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.672340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4232.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2147.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1413.043478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1854.430380                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       557500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       676000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1014000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       973500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3221000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.568966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.675676                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.663830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19910.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20484.848485                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20280                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21633.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20647.435897                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        86000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        86000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.787500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.815789                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.740506                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2774.193548                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   735.042735                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1249500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       689000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2403000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.787500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.734177                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20715.517241                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1885359                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            49376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            52723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            62496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2049954                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1134746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         840419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         784506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         679556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3439227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 130211881092                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104040483317                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  97666134117                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  85587301725                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  417505800251                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3020105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       889795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       837229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       742052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5489181                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.375731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.944509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.937027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.626546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114749.804002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123795.967627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124493.801344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125945.914281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121395.243830                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       106673                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        30293                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        30180                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           198515                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1028073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       809050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       754213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       649376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3240712                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 112045114426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  92704181036                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  87045294882                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75981553024                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 367776143368                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.340410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.900844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.875108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108985.562724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114583.994853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 115412.085024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 117007.023703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113486.216414                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26334810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         75916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26535119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74985                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5429003998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    273701999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    471407496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    419287998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6593401491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26398387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        78682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26610104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.035154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.056725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.077570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85392.579046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98952.277296                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103265.607010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102842.285504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87929.605801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          138                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          284                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          344                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1095                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4785001502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    229337999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    404949997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    358168000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5777457498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.031545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.052450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.071310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75426.811614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92400.483078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95936.981047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95562.433298                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78189.978319                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18509761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       137691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       126085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       117201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18890738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       706098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       410370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       393981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1935110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79092551325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52750186392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  51410747879                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  49394689245                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 232648174841                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19215859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20825848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.755152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.764966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.770725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112013.560901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124217.167086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125279.011329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125373.277506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120224.780421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28978                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        17133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        17153                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        17486                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        80750                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       677120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       407528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       393217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       376495                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1854360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  70142187016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46939599561                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45744372919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  43830169472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 206656328968                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.724685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.732992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.736519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103589.004927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115181.287080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116333.660343                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116416.338788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111443.478595                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          152                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          170                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          158                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          195                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               675                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1929                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1816                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1804                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1958                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7507                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20313321                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     26062527                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     21030300                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     27379270                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     94785418                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2081                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         1986                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1962                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2153                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8182                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.926958                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.914401                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.919470                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.909429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.917502                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10530.493002                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14351.611784                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 11657.594235                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 13983.283963                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12626.271214                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          256                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          296                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          270                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          321                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1143                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1673                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1520                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1534                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1637                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6364                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     34859161                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     31686198                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     32077174                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     34194160                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    132816693                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.803940                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.765358                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.781855                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.760334                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.777805                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20836.318589                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20846.182895                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20910.804433                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20888.307880                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20870.002043                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999880                       # Cycle average of tags in use
system.l2.tags.total_refs                   107527687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13038665                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.246833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.692785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.961773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.455078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.072100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.978491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.899035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.045112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.803621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.082190                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.526450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.163361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.204409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856384393                       # Number of tag accesses
system.l2.tags.data_accesses                856384393                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4060032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     109236160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        158848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      77932672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        270144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      73504768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        239872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      65721152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    153203456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          484327104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4060032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       158848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       270144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       239872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4728896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240061824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240061824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1706815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1217698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1148512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1026893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2393804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7567611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3750966                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3750966                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3863603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103951177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           151163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74162191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           257074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         69948515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           228267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         62541480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    145791280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460894749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3863603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       151163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       257074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       228267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4500106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228447331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228447331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228447331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3863603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103951177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          151163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74162191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          257074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        69948515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          228267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        62541480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    145791280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            689342079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3734644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1687250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1212410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1141810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1018781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2393657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004489678750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14642760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3517058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7567611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3750966                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7567611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3750966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39814                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16322                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            432559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            438987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            487308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            854818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            441663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            453239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            449102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            443832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            439881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            433529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           465005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           432275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           438511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           437453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           434779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           444856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           234962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233377                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 406567250789                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                37638985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            547713444539                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54008.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72758.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3822912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1620184                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7567611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3750966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1478668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1647878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1273806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  800810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  420543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  188826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  139977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  110455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   92345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 162507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 270897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 228066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 156930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 141843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 127081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  98396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  57047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  24308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  13543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 203406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 231151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 241941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 238734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 230642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  31332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  33075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  34407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  35626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  35559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  36024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  36535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  38367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     43                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5819317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.862288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.857018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.925134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4488644     77.13%     77.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       727597     12.50%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       220300      3.79%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       140249      2.41%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48062      0.83%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27928      0.48%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16240      0.28%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13460      0.23%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136837      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5819317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.595486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.393080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    321.787664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230941    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.650474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214007     92.67%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1242      0.54%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10947      4.74%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3309      1.43%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              985      0.43%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              311      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               91      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              481779008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2548096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239015552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               484327104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240061824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       458.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1050840993500                       # Total gap between requests
system.mem_ctrls.avgGap                      92842.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4060032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    107984000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       158848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77594240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       270144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73075840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       239872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     65201984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    153194048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239015552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3863602.538888919167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102759598.091685250401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 151162.733716735995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73840132.951453626156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 257074.093077495025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 69540338.833644777536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 228266.690560163785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 62047429.902767933905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 145782327.034730494022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227451678.592960983515                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1706815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1217698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1148512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1026893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2393804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3750966                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2162367535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 111374965144                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    124655502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  88934526020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    227334016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  84977770459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    200490522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  77103023467                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 182608311874                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25416209633035                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34086.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65253.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50223.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73034.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53857.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     73989.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53492.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75083.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76283.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6775910.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20460034140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10874758455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25177703460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9758299320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82952429040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     179785474980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     252124654080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       581133353475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.017390                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 653245415896                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35089860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 362505735604                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21089903520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11209545765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28570767120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9736380540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82952429040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     313717786170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     139339549920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       606616362075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.267499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 358711048580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35089860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 657040102920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6457951776.978417                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42687775884.920464                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          135     97.12%     97.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 441940629500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   153185714500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 897655297000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14597461                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14597461                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14597461                       # number of overall hits
system.cpu1.icache.overall_hits::total       14597461                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        86749                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86749                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        86749                       # number of overall misses
system.cpu1.icache.overall_misses::total        86749                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1418069500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1418069500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1418069500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1418069500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14684210                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14684210                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14684210                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14684210                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005908                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005908                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005908                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005908                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16346.810914                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16346.810914                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16346.810914                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16346.810914                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        78650                       # number of writebacks
system.cpu1.icache.writebacks::total            78650                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8067                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8067                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8067                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8067                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        78682                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        78682                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        78682                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        78682                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1260248500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1260248500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1260248500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1260248500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005358                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005358                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005358                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005358                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16016.986096                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16016.986096                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16016.986096                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16016.986096                       # average overall mshr miss latency
system.cpu1.icache.replacements                 78650                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14597461                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14597461                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        86749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1418069500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1418069500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14684210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14684210                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005908                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005908                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16346.810914                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16346.810914                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8067                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8067                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        78682                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        78682                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1260248500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1260248500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005358                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16016.986096                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16016.986096                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989391                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14247587                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            78650                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           181.151774                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341848500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989391                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999668                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29447102                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29447102                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18555816                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18555816                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18555816                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18555816                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4897444                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4897444                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4897444                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4897444                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 588131423882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 588131423882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 588131423882                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 588131423882                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23453260                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23453260                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23453260                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23453260                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 120089.463786                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120089.463786                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 120089.463786                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120089.463786                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5859075                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       326255                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            72098                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3956                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.265430                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.470930                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1453991                       # number of writebacks
system.cpu1.dcache.writebacks::total          1453991                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3888045                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3888045                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3888045                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3888045                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009399                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009399                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009399                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 111904732391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 111904732391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 111904732391                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 111904732391                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043039                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043039                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043039                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043039                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110862.733558                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110862.733558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110862.733558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110862.733558                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1453991                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15410007                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15410007                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2820120                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2820120                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 305274370000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 305274370000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18230127                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18230127                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154696                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154696                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108248.716367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108248.716367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2257292                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2257292                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       562828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       562828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55622625500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55622625500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030874                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030874                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98827.040410                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98827.040410                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3145809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3145809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2077324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2077324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 282857053882                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 282857053882                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.397716                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.397716                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 136164.148627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 136164.148627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1630753                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1630753                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446571                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446571                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56282106891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56282106891                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126031.710279                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126031.710279                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          248                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6256000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6256000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.430556                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.430556                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25225.806452                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25225.806452                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.218750                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.218750                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27063.492063                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27063.492063                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          218                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       794500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       794500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.389356                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.389356                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5715.827338                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5715.827338                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       668500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       668500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4915.441176                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4915.441176                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       130000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       130000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       120000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       120000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603776                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603776                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446459                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446459                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50660475000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50660475000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425104                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425104                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113471.729767                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113471.729767                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446459                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446459                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50214016000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50214016000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425104                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425104                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112471.729767                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112471.729767                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.055699                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20614802                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1455705                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.161387                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341860000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.055699                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.939241                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.939241                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50464589                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50464589                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1050841011500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47438470                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9549691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47134380                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9285881                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4089397                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1072                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           709                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1781                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5492415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5492415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26610106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20828367                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8182                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8182                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79195131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66716535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       236014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4364332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       241396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4128780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3767878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158807711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378991488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846355968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10069248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    185992832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10298880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    175950016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6725504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160543232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6774927168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17133435                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240433216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         70090197                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.100095                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               63894217     91.16%     91.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5740109      8.19%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 124671      0.18%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 298575      0.43%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  32625      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           70090197                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105929061703                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2065632473                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         120975428                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1884768608                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79068481                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33361465896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39635427650                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2183627336                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         118230023                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1095343903000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 899009                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   901537                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1716.82                       # Real time elapsed on the host
host_tick_rate                               25921769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543431993                       # Number of instructions simulated
sim_ops                                    1547773029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044503                       # Number of seconds simulated
sim_ticks                                 44502891500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.248940                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14761269                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14872974                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1644879                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18414755                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21104                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36341                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15237                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18523802                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7279                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2195                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1620998                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7218496                       # Number of branches committed
system.cpu0.commit.bw_lim_events               336582                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          68861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       24785365                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26534054                       # Number of instructions committed
system.cpu0.commit.committedOps              26565375                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     75965774                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.349702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.945614                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     60740225     79.96%     79.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9882555     13.01%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3012565      3.97%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       769304      1.01%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       643167      0.85%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       424466      0.56%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       136246      0.18%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        20664      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       336582      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     75965774                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44214                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26500156                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5558934                       # Number of loads committed
system.cpu0.commit.membars                      47102                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47525      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18161814     68.37%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5560729     20.93%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2787133     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26565375                       # Class of committed instruction
system.cpu0.commit.refs                       8348484                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26534054                       # Number of Instructions Simulated
system.cpu0.committedOps                     26565375                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.302877                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.302877                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             29241824                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                24408                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12991826                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56704187                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7302133                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41097816                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1622911                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                54297                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               596791                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18523802                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4637233                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     71747268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                41387                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          755                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64449550                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3293606                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.211366                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6466436                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14782373                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.735400                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          79861475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.809343                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.777416                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                29486818     36.92%     36.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38789206     48.57%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9369112     11.73%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2050095      2.57%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   49993      0.06%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14426      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   60330      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8407      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   33088      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            79861475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1874                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1346                       # number of floating regfile writes
system.cpu0.idleCycles                        7777244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1858978                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11736164                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.504583                       # Inst execution rate
system.cpu0.iew.exec_refs                    15050711                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4467956                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               20796044                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10522667                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             39923                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1043103                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5626070                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51330930                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10582755                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1174023                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44221033                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 40096                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1878061                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1622911                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2026817                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        53805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5392                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4963733                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2836520                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           231                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       848250                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1010728                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22004111                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41137713                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.740557                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16295301                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.469401                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42008921                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                64293669                       # number of integer regfile reads
system.cpu0.int_regfile_writes               25803231                       # number of integer regfile writes
system.cpu0.ipc                              0.302766                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.302766                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49247      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             29938788     65.95%     66.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5564      0.01%     66.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1366      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                855      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10691538     23.55%     89.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4706355     10.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            422      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45395056                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2263                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4493                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2176                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2357                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     341352                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007520                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 263037     77.06%     77.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    40      0.01%     77.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     32      0.01%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45286     13.27%     90.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32892      9.64%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               48      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45684898                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         171202206                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41135537                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         76094338                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  51216082                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45395056                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             114848                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       24765557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           213760                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         45987                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14547944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     79861475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568422                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.895592                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48044088     60.16%     60.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23256607     29.12%     89.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5822055      7.29%     96.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1321373      1.65%     98.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             956287      1.20%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             146227      0.18%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             243825      0.31%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              57117      0.07%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13896      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       79861475                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.517979                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            56230                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5289                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10522667                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5626070                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3946                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        87638719                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1367072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               23313441                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16552548                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                252350                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8951864                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                773782                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4160                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             81625967                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54465993                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           32961266                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 39643973                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                867305                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1622911                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2336555                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                16408722                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1928                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        81624039                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3992731                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             37479                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1396669                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         37592                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   126959405                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106597375                       # The number of ROB writes
system.cpu0.timesIdled                          76637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1707                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.785961                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14779594                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14811296                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1573785                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18053074                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8464                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12916                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4452                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18111565                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1076                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1959                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1549801                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7048056                       # Number of branches committed
system.cpu1.commit.bw_lim_events               332186                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          68085                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24158452                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25482451                       # Number of instructions committed
system.cpu1.commit.committedOps              25514689                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     72229638                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.353244                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.948290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     57552104     79.68%     79.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9558066     13.23%     92.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2869777      3.97%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       812919      1.13%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       561421      0.78%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       402827      0.56%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       121361      0.17%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        18977      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       332186      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     72229638                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11522                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25455923                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5429629                       # Number of loads committed
system.cpu1.commit.membars                      48383                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        48383      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17655687     69.20%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5431588     21.29%     90.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2378611      9.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25514689                       # Class of committed instruction
system.cpu1.commit.refs                       7810199                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25482451                       # Number of Instructions Simulated
system.cpu1.committedOps                     25514689                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.043529                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.043529                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             27870512                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                24179                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12977838                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54840686                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5886337                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40131137                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1550807                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                57864                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               581337                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18111565                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4516283                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     69477561                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28588                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62459507                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3149582                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.233527                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4967664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14788058                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.805341                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          76020130                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.824881                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.772240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                26945890     35.45%     35.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38003040     49.99%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8947265     11.77%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1974256      2.60%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   31330      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6577      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79417      0.10%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6308      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26047      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            76020130                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1536438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1782172                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11492870                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.550862                       # Inst execution rate
system.cpu1.iew.exec_refs                    14245514                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3911413                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20567740                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10288370                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             39306                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           985708                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5002252                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49653937                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10334101                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1103145                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42722972                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 35580                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1660521                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1550807                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1808930                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        41765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             107                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4858741                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2621682                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       780473                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1001699                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21496182                       # num instructions consuming a value
system.cpu1.iew.wb_count                     39749106                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742885                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15969181                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.512518                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40594629                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62053708                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25169878                       # number of integer regfile writes
system.cpu1.ipc                              0.328566                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.328566                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            49389      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29245297     66.73%     66.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 668      0.00%     66.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10438147     23.82%     90.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4092336      9.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              43826117                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     305753                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006977                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 264779     86.60%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39055     12.77%     99.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1919      0.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44082481                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         164184493                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     39749106                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73793185                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49536991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 43826117                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             116946                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24139248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           206376                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         48861                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14090491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     76020130                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.576507                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.897376                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45276873     59.56%     59.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22438245     29.52%     89.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5682317      7.47%     96.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1285946      1.69%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             914595      1.20%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             110691      0.15%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             240220      0.32%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              57699      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13544      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       76020130                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.565086                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            50000                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2634                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10288370                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5002252                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1006                       # number of misc regfile reads
system.cpu1.numCycles                        77556568                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11357558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22844385                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16062520                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                246203                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7461997                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                882950                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4255                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             78838332                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52655671                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32156009                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38742156                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 89481                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1550807                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1657075                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16093489                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        78838332                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3763710                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             37816                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1241226                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         37882                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   121564730                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103136933                       # The number of ROB writes
system.cpu1.timesIdled                          16163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.705500                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               14983566                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15027823                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1383622                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17237178                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              6921                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13649                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6728                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17294438                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1019                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1870                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1353680                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7054560                       # Number of branches committed
system.cpu2.commit.bw_lim_events               402908                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          74795                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22982399                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25344728                       # Number of instructions committed
system.cpu2.commit.committedOps              25380322                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     71466784                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.355135                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.983465                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     57282990     80.15%     80.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9268786     12.97%     93.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2502875      3.50%     96.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       968191      1.35%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393747      0.55%     98.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       501948      0.70%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       124152      0.17%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        21187      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       402908      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     71466784                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11543                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25316823                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5431439                       # Number of loads committed
system.cpu2.commit.membars                      53441                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        53441      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17675972     69.64%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5433309     21.41%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2217180      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25380322                       # Class of committed instruction
system.cpu2.commit.refs                       7650489                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25344728                       # Number of Instructions Simulated
system.cpu2.committedOps                     25380322                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.019588                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.019588                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             28193751                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30166                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13193919                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52951992                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6299307                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38612933                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1354681                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                72362                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               582043                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17294438                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5282832                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     67911759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32333                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      60209171                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2769246                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225981                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5746294                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          14990487                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.786733                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          75042715                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.805283                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.764529                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27604572     36.79%     36.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36560058     48.72%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9172865     12.22%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1569148      2.09%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25607      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13993      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   60193      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6371      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29908      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            75042715                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1487918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1563827                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11298024                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.547967                       # Inst execution rate
system.cpu2.iew.exec_refs                    13881558                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3635491                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               20467382                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10107867                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42353                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           791163                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4470954                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           48343150                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10246067                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           977373                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             41936225                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 38221                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1636801                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1354681                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1790323                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        54685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              76                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4676428                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2251904                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       595135                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        968692                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21198347                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39076225                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.737926                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15642804                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.510596                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      39858397                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                60804577                       # number of integer regfile reads
system.cpu2.int_regfile_writes               24900812                       # number of integer regfile writes
system.cpu2.ipc                              0.331171                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.331171                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            54439      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28777320     67.06%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 799      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10346319     24.11%     91.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3734441      8.70%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              42913598                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     352623                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008217                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 297771     84.44%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     84.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 53484     15.17%     99.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1368      0.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43211782                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         161434094                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39076225                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         71305981                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  48216390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 42913598                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             126760                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22962828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           211560                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         51965                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13072406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     75042715                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.571856                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.910625                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           45256098     60.31%     60.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21663963     28.87%     89.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5492510      7.32%     96.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1143892      1.52%     98.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1033337      1.38%     99.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             103289      0.14%     99.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             277915      0.37%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              58032      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13679      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       75042715                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.560738                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            50098                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1451                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10107867                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4470954                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    998                       # number of misc regfile reads
system.cpu2.numCycles                        76530633                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12383194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               22680950                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16079785                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                221584                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7677472                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                932608                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3164                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             76064536                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50966615                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           31616433                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37442554                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 81812                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1354681                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1672710                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15536648                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        76064536                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4214348                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             41576                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1176846                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         41611                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   119420266                       # The number of ROB reads
system.cpu2.rob.rob_writes                  100301539                       # The number of ROB writes
system.cpu2.timesIdled                          16056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.533103                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13758007                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13822544                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           984172                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15119228                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10138                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12214                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2076                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15172947                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          899                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1970                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           973227                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7050899                       # Number of branches committed
system.cpu3.commit.bw_lim_events               672920                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77352                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19354429                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25146142                       # Number of instructions committed
system.cpu3.commit.committedOps              25183028                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66706976                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.377517                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.114786                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53986597     80.93%     80.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8224222     12.33%     93.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1837839      2.76%     96.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       975845      1.46%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       257642      0.39%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       599159      0.90%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       123394      0.18%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        29358      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       672920      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66706976                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11486                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25117694                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5420056                       # Number of loads committed
system.cpu3.commit.membars                      55360                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55360      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17673931     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5422026     21.53%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031291      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25183028                       # Class of committed instruction
system.cpu3.commit.refs                       7453317                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25146142                       # Number of Instructions Simulated
system.cpu3.committedOps                     25183028                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.830016                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.830016                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             27683209                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                11257                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12330888                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              47981182                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6281227                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34157607                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                974226                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                23624                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               554406                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15172947                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5788014                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     62458095                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                33406                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      53908617                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1970342                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.213211                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6207321                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          13768145                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.757527                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69650675                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.777307                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.767206                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27390720     39.33%     39.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31932279     45.85%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9216599     13.23%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  970238      1.39%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   26016      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6055      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   65783      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9177      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   33808      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69650675                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1513305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1130679                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10579520                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.552876                       # Inst execution rate
system.cpu3.iew.exec_refs                    12952735                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3313739                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19870354                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9409847                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             42966                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           453546                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3835424                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           44517602                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9638996                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           762335                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             39344871                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 57104                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1688844                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                974226                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1842308                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        64566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              80                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3989791                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1802163                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       366808                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        763871                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20409169                       # num instructions consuming a value
system.cpu3.iew.wb_count                     36919448                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.727352                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14844646                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.518794                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      37536057                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                57145832                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23618528                       # number of integer regfile writes
system.cpu3.ipc                              0.353355                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.353355                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56355      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             26960667     67.22%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 258      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9724265     24.25%     91.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3365381      8.39%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              40107206                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     431696                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010764                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 363695     84.25%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 67228     15.57%     99.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  773      0.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              40482547                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         150486269                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     36919448                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         63852179                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  44388050                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 40107206                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             129552                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19334574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           189486                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         52200                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10648983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69650675                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.575834                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.953853                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42642637     61.22%     61.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           19390455     27.84%     89.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4943303      7.10%     96.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             985739      1.42%     97.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1120394      1.61%     99.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             124356      0.18%     99.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             351964      0.51%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              76828      0.11%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14999      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69650675                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.563589                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            60583                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            6379                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9409847                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3835424                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    995                       # number of misc regfile reads
system.cpu3.numCycles                        71163980                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17750832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               22092877                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16070626                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                167189                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7277712                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                971024                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2230                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69093217                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              46391221                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29271510                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33379712                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                107018                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                974226                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1663873                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13200884                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69093217                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4262275                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             42029                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1213493                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         42205                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110565767                       # The number of ROB reads
system.cpu3.rob.rob_writes                   92018766                       # The number of ROB writes
system.cpu3.timesIdled                          15924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           879670                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 9275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              910171                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                230                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6146673                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2700211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5363765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120697                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37715                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1867465                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4338426                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1905180                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2253112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931663                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1732134                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4676                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3388                       # Transaction distribution
system.membus.trans_dist::ReadExReq            437645                       # Transaction distribution
system.membus.trans_dist::ReadExResp           437462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2253112                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8054339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8054339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    231823552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               231823552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6729                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2699962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2699962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2699962                       # Request fanout histogram
system.membus.respLayer1.occupancy        14046967181                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9595431053                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1022                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          512                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12183262.695312                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19594899.478243                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          512    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    112705500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            512                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    38265061000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6237830500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5266213                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5266213                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5266213                       # number of overall hits
system.cpu2.icache.overall_hits::total        5266213                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16619                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16619                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16619                       # number of overall misses
system.cpu2.icache.overall_misses::total        16619                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1152695499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1152695499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1152695499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1152695499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5282832                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5282832                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5282832                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5282832                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003146                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003146                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003146                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003146                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69360.099826                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69360.099826                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69360.099826                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69360.099826                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1793                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.228571                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15660                       # number of writebacks
system.cpu2.icache.writebacks::total            15660                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          959                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15660                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15660                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15660                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15660                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1072586999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1072586999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1072586999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1072586999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 68492.145530                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68492.145530                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 68492.145530                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68492.145530                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15660                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5266213                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5266213                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16619                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16619                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1152695499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1152695499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5282832                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5282832                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003146                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003146                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69360.099826                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69360.099826                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15660                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15660                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1072586999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1072586999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 68492.145530                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68492.145530                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5767853                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15692                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           367.566467                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10581324                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10581324                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6962053                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6962053                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6962053                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6962053                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5116570                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5116570                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5116570                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5116570                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 439437685731                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 439437685731                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 439437685731                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 439437685731                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12078623                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12078623                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12078623                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12078623                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.423605                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.423605                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.423605                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.423605                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85885.209375                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85885.209375                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85885.209375                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85885.209375                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1565953                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      3569656                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19825                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          37845                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.988802                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    94.323055                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495724                       # number of writebacks
system.cpu2.dcache.writebacks::total           495724                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4617314                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4617314                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4617314                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4617314                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499256                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499256                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499256                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499256                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  52980924495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52980924495                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  52980924495                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52980924495                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.041334                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041334                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.041334                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041334                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106119.755186                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106119.755186                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106119.755186                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106119.755186                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495724                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5602122                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5602122                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4277807                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4277807                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 372033596000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 372033596000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9879929                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9879929                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.432980                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.432980                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86968.298476                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86968.298476                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3889951                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3889951                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387856                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387856                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  40775898000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  40775898000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.039257                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039257                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105131.538509                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105131.538509                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1359931                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1359931                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       838763                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       838763                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  67404089731                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  67404089731                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198694                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198694                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.381482                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.381482                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 80361.305555                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80361.305555                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       727363                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       727363                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111400                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111400                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12205026495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12205026495                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109560.381463                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109560.381463                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18429                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18429                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          676                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          676                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     20696500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     20696500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035383                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035383                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30616.124260                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30616.124260                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          148                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          528                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          528                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027637                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027637                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 29009.469697                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29009.469697                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17606                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17606                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          829                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          829                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7199500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7199500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18435                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18435                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044969                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044969                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8684.559710                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8684.559710                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          822                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          822                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6445500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6445500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.044589                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.044589                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7841.240876                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7841.240876                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1527000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1527000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1459000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1459000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          630                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            630                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1240                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1240                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     13281000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     13281000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1870                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1870                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.663102                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.663102                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10710.483871                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10710.483871                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1240                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1240                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     12041000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     12041000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.663102                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.663102                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9710.483871                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9710.483871                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.458821                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7502479                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           499888                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.008320                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.458821                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983088                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983088                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24735922                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24735922                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1108                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16074195.495495                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34149970.728525                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    228787500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    35581713000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8921178500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5771688                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5771688                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5771688                       # number of overall hits
system.cpu3.icache.overall_hits::total        5771688                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16326                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16326                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16326                       # number of overall misses
system.cpu3.icache.overall_misses::total        16326                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1139475999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1139475999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1139475999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1139475999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5788014                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5788014                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5788014                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5788014                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002821                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002821                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002821                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002821                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 69795.173282                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69795.173282                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 69795.173282                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69795.173282                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2081                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.205882                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15467                       # number of writebacks
system.cpu3.icache.writebacks::total            15467                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          859                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          859                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          859                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          859                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15467                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15467                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15467                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15467                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1069918000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1069918000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1069918000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1069918000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002672                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002672                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002672                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002672                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69174.241934                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69174.241934                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69174.241934                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69174.241934                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15467                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5771688                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5771688                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16326                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16326                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1139475999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1139475999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5788014                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5788014                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002821                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002821                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 69795.173282                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69795.173282                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          859                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          859                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15467                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15467                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1069918000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1069918000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69174.241934                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69174.241934                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6389457                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15499                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           412.249629                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11591495                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11591495                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6038878                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6038878                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6038878                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6038878                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5171441                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5171441                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5171441                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5171441                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 439806797380                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 439806797380                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 439806797380                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 439806797380                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11210319                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11210319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11210319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11210319                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.461311                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.461311                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.461311                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.461311                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85045.308915                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85045.308915                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85045.308915                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85045.308915                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1688522                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      4377299                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            21690                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          46390                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.847948                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    94.358676                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497059                       # number of writebacks
system.cpu3.dcache.writebacks::total           497059                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4670816                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4670816                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4670816                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4670816                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500625                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500625                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500625                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500625                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52501682983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52501682983                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52501682983                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52501682983                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044658                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044658                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044658                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044658                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104872.275621                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104872.275621                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104872.275621                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104872.275621                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497059                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4893899                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4893899                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4304156                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4304156                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 368003035500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 368003035500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9198055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9198055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.467942                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.467942                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85499.465052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85499.465052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3914987                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3914987                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       389169                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       389169                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  39950823000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  39950823000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.042310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.042310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102656.745527                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102656.745527                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1144979                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1144979                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       867285                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       867285                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  71803761880                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  71803761880                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012264                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012264                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.431000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.431000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 82791.425979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82791.425979                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       755829                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       755829                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111456                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111456                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12550859983                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12550859983                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055388                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055388                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112608.203982                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112608.203982                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18960                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18960                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          777                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          777                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27943000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27943000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039368                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039368                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35962.676963                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35962.676963                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          167                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          610                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          610                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     18437500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18437500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030906                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030906                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30225.409836                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30225.409836                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          736                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          736                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6542500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6542500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18933                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18933                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.038874                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.038874                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8889.266304                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8889.266304                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          729                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          729                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5880500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5880500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038504                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038504                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8066.529492                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8066.529492                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1458000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1458000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          649                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            649                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1321                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1321                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     13960499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     13960499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1970                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1970                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.670558                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.670558                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10568.129447                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10568.129447                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     12639499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     12639499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.670051                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.670051                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9575.378030                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9575.378030                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.266852                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6582308                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501355                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.129036                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.266852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977089                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977089                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23003248                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23003248                       # Number of data accesses
system.cpu0.numPwrStateTransitions                254                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5382673.228346                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14234156.229889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    113485500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    43819292000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    683599500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4559774                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4559774                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4559774                       # number of overall hits
system.cpu0.icache.overall_hits::total        4559774                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77457                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77457                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77457                       # number of overall misses
system.cpu0.icache.overall_misses::total        77457                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5808316493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5808316493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5808316493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5808316493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4637231                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4637231                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4637231                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4637231                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016703                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016703                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016703                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016703                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74987.625302                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74987.625302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74987.625302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74987.625302                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19480                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              268                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.686567                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72558                       # number of writebacks
system.cpu0.icache.writebacks::total            72558                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4899                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4899                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4899                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4899                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72558                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72558                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72558                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72558                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5422081494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5422081494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5422081494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5422081494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015647                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015647                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015647                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015647                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74727.548913                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74727.548913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74727.548913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74727.548913                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72558                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4559774                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4559774                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77457                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77457                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5808316493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5808316493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4637231                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4637231                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016703                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016703                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74987.625302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74987.625302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4899                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4899                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72558                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72558                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5422081494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5422081494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015647                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015647                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74727.548913                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74727.548913                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4633786                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72590                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            63.835046                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9347020                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9347020                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7792139                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7792139                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7792139                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7792139                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5253037                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5253037                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5253037                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5253037                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 451329959539                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 451329959539                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 451329959539                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 451329959539                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13045176                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13045176                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13045176                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13045176                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.402680                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.402680                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.402680                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.402680                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85917.909876                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85917.909876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85917.909876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85917.909876                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2440972                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2352041                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            38352                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24543                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.646537                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.833476                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549663                       # number of writebacks
system.cpu0.dcache.writebacks::total           549663                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4700589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4700589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4700589                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4700589                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552448                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57216291181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57216291181                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57216291181                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57216291181                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042349                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042349                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042349                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042349                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103568.645702                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103568.645702                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103568.645702                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103568.645702                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549663                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6092532                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6092532                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4182722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4182722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 367014894500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 367014894500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10275254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10275254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.407068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.407068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87745.466828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87745.466828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3778906                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3778906                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       403816                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       403816                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  42110698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  42110698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039300                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039300                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104281.896953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104281.896953                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1699607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1699607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1070315                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1070315                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  84315065039                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  84315065039                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.386406                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.386406                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78775.935158                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78775.935158                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       921683                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       921683                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148632                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148632                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15105592681                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15105592681                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 101630.824325                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101630.824325                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1176                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1176                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     26889500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     26889500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.065008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22865.221088                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22865.221088                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          932                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          244                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          244                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013488                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013488                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14702.868852                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14702.868852                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15893                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15893                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19537000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19537000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17409                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17409                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12887.203166                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12887.203166                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1505                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1505                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18034000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18034000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086450                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086450                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11982.724252                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11982.724252                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9529500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9529500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2195                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2195                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387699                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387699                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11198.002350                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11198.002350                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          846                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          846                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8676000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8676000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385421                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385421                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10255.319149                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10255.319149                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.922041                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8381977                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552407                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.173553                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.922041                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997564                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997564                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26718115                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26718115                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               62823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               48741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               49236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               58082                       # number of demand (read+write) hits
system.l2.demand_hits::total                   243933                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10569                       # number of overall hits
system.l2.overall_hits::.cpu0.data              62823                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4821                       # number of overall hits
system.l2.overall_hits::.cpu1.data              48741                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4841                       # number of overall hits
system.l2.overall_hits::.cpu2.data              49236                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4820                       # number of overall hits
system.l2.overall_hits::.cpu3.data              58082                       # number of overall hits
system.l2.overall_hits::total                  243933                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            482854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            446039                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            446975                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            439498                       # number of demand (read+write) misses
system.l2.demand_misses::total                1909945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61988                       # number of overall misses
system.l2.overall_misses::.cpu0.data           482854                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11125                       # number of overall misses
system.l2.overall_misses::.cpu1.data           446039                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10819                       # number of overall misses
system.l2.overall_misses::.cpu2.data           446975                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10647                       # number of overall misses
system.l2.overall_misses::.cpu3.data           439498                       # number of overall misses
system.l2.overall_misses::total               1909945                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5187023985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  55546235687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1023362482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51584986174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    985855984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51634331688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    983542479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  51048743727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     217994082206                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5187023985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  55546235687                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1023362482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51584986174                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    985855984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51634331688                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    983542479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  51048743727                       # number of overall miss cycles
system.l2.overall_miss_latency::total    217994082206                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72557                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          545677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15946                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          494780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2153878                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72557                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         545677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15946                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         494780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2153878                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.854335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.884871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.697667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.690868                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.900776                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.688369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.883271                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.854335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.884871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.697667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.690868                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.900776                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.688369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.883271                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83677.872895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115037.331547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91987.638831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115651.290972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91122.653110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115519.507104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92377.428290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 116152.391426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114136.313981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83677.872895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115037.331547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91987.638831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115651.290972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91122.653110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115519.507104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92377.428290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 116152.391426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114136.313981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             175585                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3806                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.133736                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    619742                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              931659                       # number of writebacks
system.l2.writebacks::total                    931659                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           9771                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3032                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33048                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          9771                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3032                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33048                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       473083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       443007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       443444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       433929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1876897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       473083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       443007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       443444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       433929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       813982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2690879                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4539130990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50035626736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    650611987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46942681718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    605081490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46961742237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    614968985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  46413424257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196763268400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4539130990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50035626736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    650611987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46942681718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    605081490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46961742237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    614968985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  46413424257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  78510937995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 275274206395                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.848492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.866965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.475480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.895362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.455172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.893660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.462921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.872079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871404                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.848492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.866965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.475480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.895362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.455172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.893660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.462921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.872079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.249318                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73730.280521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105765.006851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85810.074782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105963.747115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84887.975589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105902.306124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85889.523045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 106960.872071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104834.345412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73730.280521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105765.006851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85810.074782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105963.747115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84887.975589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105902.306124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85889.523045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 106960.872071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96452.916643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102298.990923                       # average overall mshr miss latency
system.l2.replacements                        4564655                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938290                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938290                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1157316                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157316                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1157322                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157322                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       813982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         813982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  78510937995                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  78510937995                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96452.916643                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96452.916643                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              93                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             121                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  372                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           100                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           212                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           213                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                710                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       388500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       701000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       383500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       399500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1872500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          141                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          334                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          302                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1082                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.709220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.695082                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.637725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.612583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.656192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3306.603774                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1800.469484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2159.459459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2637.323944                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          206                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          209                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           697                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2033000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4328999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4333500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3804000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14499499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.709220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.675410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.625749                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.602649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.644177                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21014.558252                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20734.449761                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20901.098901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20802.724534                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           129                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                225                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          415                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          121                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              794                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       669000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       175500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       212500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       212000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1269000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          544                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1019                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.762868                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.808642                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.783951                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.801325                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779195                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1612.048193                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1339.694656                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1673.228346                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1752.066116                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1598.236776                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          410                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          129                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          783                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2746000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2585000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2384500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15937000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.753676                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.796296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.771605                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.788079                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.768400                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20052.439024                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21286.821705                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20680                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20037.815126                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20353.767561                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28681                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         129555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         106094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         106080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         105605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              447334                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14617469439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12053064450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11974999441                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12315423936                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50960957266                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.896841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.961554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.959132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.954647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112828.292532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113607.408996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112886.495485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116617.811051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113921.493260                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7992                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          605                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          613                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          849                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10059                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       121563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       105489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       105467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       104756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         437275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12734321952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10951476458                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10876665956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11214568943                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45777033309                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.841517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.956071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.946973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104754.916809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103816.288504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103128.618013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107054.192056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104687.058050                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25051                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5187023985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1023362482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    985855984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    983542479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8179784930                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15946                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.854335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.697667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.690868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.688369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.790596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83677.872895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91987.638831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91122.653110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92377.428290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86486.269997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          424                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3543                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3691                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3487                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4539130990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    650611987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    605081490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    614968985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6409793452                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.848492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.475480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.455172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.462921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.697434                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73730.280521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85810.074782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84887.975589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85889.523045                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76824.717166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        47921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        44499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        44716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        53065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            190201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       353299                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       339945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       340895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       333893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1368032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40928766248                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39531921724                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  39659332247                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  38733319791                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 158853340010                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.884251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.884039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.862866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.877938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115847.387759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116289.169495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 116338.849930                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116005.186665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116118.146366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1779                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2427                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2918                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4720                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11844                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       351520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       337518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       337977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       329173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1356188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  37301304784                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35991205260                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  36085076281                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  35198855314                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 144576441639                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.876128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.877938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.876471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.850669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106114.317205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106634.920982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 106767.845981                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 106931.173924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106605.014673                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1693                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1705                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1548                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1631                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     32580999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        92998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       482998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       433997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     33590992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3241                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3336                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.477630                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.911765                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.864865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.488909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21047.156977                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4649.900000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 15580.580645                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 13562.406250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20595.335377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          483                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          496                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1065                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1135                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20781493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       359499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       505499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       535498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22181989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.328602                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.735294                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.729730                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.340228                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19513.138967                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19972.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20219.960000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19833.259259                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19543.602643                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997788                       # Cycle average of tags in use
system.l2.tags.total_refs                     5033517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4566914                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.102170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.293207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.008295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.018443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.612588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.649839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.562057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.711339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.570623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.726709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.844688                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.238956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.015755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.047163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.008782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.042365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.008916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.042605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.544448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38606298                       # Number of tag accesses
system.l2.tags.data_accesses                 38606298                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3940160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      30287360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        485248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28353088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        456192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28381184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        458240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27772224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     52063040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172196736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3940160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       485248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       456192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       458240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5339840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59626432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59626432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         473240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         443017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         443456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         433941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       813485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2690574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931663                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931663                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         88537168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        680570610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10903741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        637106647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10250840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        637737977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10296859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        624054372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1169879939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3869338153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     88537168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10903741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10250840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10296859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119988608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1339832761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1339832761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1339832761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        88537168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       680570610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10903741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       637106647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10250840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       637737977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10296859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       624054372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1169879939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5209170914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    469617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    441409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    441891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    432531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    813355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000107156750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4581543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             878939                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2690574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931669                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2690574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931669                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8336                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2477                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            175068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            171312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            164114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            166248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            176058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            166016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            169054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            163177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           175692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           163544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           161546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           160096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           160090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56658                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 121404437334                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13411190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171696399834                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45262.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64012.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1888758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  843582                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2690574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931669                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  326705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  349576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  350096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  327349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  262542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  212283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  168023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  125304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   90538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  66962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  53537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  36471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  52301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  63854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  63878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       879081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.921774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.733151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.778707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       425954     48.45%     48.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       197239     22.44%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39779      4.53%     75.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72272      8.22%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10603      1.21%     84.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8027      0.91%     85.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6910      0.79%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5892      0.67%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112405     12.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       879081                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.263335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.434902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.582367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1785      3.15%      3.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         21881     38.56%     41.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         10831     19.09%     60.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          8617     15.18%     75.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          5744     10.12%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3415      6.02%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1992      3.51%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1209      2.13%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          660      1.16%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          305      0.54%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          121      0.21%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           60      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           37      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           24      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           22      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           24      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.332075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.278287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50777     89.47%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              829      1.46%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1307      2.30%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1184      2.09%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1047      1.84%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              711      1.25%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              402      0.71%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              243      0.43%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              118      0.21%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               19      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               17      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              171663232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  533504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59468480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172196736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59626816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3857.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1336.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3869.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1339.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44502829000                       # Total gap between requests
system.mem_ctrls.avgGap                      12285.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3940160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     30055488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       485248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28250176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       456192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28281024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       458240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27681984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     52054720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59468480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 88537168.421966463327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 675360341.473542213440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10903740.940069029108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 634794168.374430179596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10250839.543763127178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 635487336.817204356194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10296859.025441076607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 622026638.426404237747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1169692985.005255222321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1336283508.679430246353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       473240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       443017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       443456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       433941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       813485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931669                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1992882314                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30426509181                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    333507793                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28575505945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    306752782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28571492502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    315329765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  28412176020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  52762243532                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1161459464289                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32370.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64294.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43986.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64502.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43034.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64429.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44040.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65474.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64859.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1246643.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3068022300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1630677345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9392213040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410006140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3512667600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20074258860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184471200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40272316485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        904.937075                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    257386992                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1485900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42759604508                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3208701720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1705438845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9758966280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2440417860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3512667600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20079897300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        179723040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40885812645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        918.722610                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    245835745                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1485900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42771155755                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1110                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10296555.755396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   15986183.368534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          556    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     92236000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    38778006500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5724885000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4499454                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4499454                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4499454                       # number of overall hits
system.cpu1.icache.overall_hits::total        4499454                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16829                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16829                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16829                       # number of overall misses
system.cpu1.icache.overall_misses::total        16829                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1183320497                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1183320497                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1183320497                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1183320497                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4516283                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4516283                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4516283                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4516283                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003726                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003726                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003726                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003726                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70314.367877                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70314.367877                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70314.367877                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70314.367877                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3600                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15946                       # number of writebacks
system.cpu1.icache.writebacks::total            15946                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          883                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          883                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          883                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          883                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15946                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15946                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15946                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15946                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1110592498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1110592498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1110592498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1110592498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003531                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003531                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003531                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003531                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69647.090054                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69647.090054                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69647.090054                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69647.090054                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15946                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4499454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4499454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16829                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1183320497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1183320497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4516283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4516283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003726                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003726                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70314.367877                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70314.367877                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          883                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          883                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15946                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15946                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1110592498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1110592498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003531                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69647.090054                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69647.090054                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4943956                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15978                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           309.422706                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9048512                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9048512                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7418275                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7418275                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7418275                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7418275                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4999354                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4999354                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4999354                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4999354                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 431947924308                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 431947924308                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 431947924308                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 431947924308                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12417629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12417629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12417629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12417629                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.402601                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.402601                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.402601                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.402601                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86400.747838                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86400.747838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86400.747838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86400.747838                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1609318                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2276683                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20324                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          23937                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.183133                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    95.111459                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494115                       # number of writebacks
system.cpu1.dcache.writebacks::total           494115                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4501809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4501809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4501809                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4501809                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497545                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52914119976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52914119976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52914119976                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52914119976                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.040068                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.040068                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.040068                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.040068                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106350.420517                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106350.420517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106350.420517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106350.420517                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494115                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5897191                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5897191                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4158564                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4158564                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 363241603000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 363241603000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10055755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10055755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.413551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.413551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87347.844833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87347.844833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3772082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3772082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  40638071500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  40638071500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038434                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105148.678334                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105148.678334                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1521084                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1521084                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       840790                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       840790                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68706321308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68706321308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2361874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2361874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.355984                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.355984                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81716.387336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81716.387336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       729727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       729727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111063                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111063                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12276048476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12276048476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110532.296769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110532.296769                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        16679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          739                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          739                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23933000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23933000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.042427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.042427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32385.656292                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32385.656292                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          568                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          568                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16681000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16681000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032610                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032610                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 29367.957746                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29367.957746                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        15870                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15870                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          778                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          778                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      7035500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7035500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046732                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046732                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9043.059126                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9043.059126                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          769                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          769                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6334500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6334500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.046192                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.046192                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8237.321196                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8237.321196                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1543000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1543000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1475000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1475000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1306                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1306                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14365000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14365000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1959                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1959                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.666667                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10999.234303                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10999.234303                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1305                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1305                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13055000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13055000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.666156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.666156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10003.831418                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10003.831418                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.435580                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7953868                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           498369                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.959797                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.435580                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982362                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982362                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25405649                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25405649                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44502891500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688900                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1869953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217898                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3632997                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1448070                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5027                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3620                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8647                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119630                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569275                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3336                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1654325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1489633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        46980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1494364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1498473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6495687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9287424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70101760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2041088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63289280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2004480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63483840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1979776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63656896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275844544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6033590                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60542528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8194373                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.261966                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.500816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6201784     75.68%     75.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1905530     23.25%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34490      0.42%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  38137      0.47%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14432      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8194373                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4326451400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         751579139                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25350927                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753658425                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24961200                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         827155495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109091368                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         749228665                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25716029                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
