Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 10 17:25:30 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UpCounter_10k_timing_summary_routed.rpt -pb UpCounter_10k_timing_summary_routed.pb -rpx UpCounter_10k_timing_summary_routed.rpx -warn_on_violation
| Design       : UpCounter_10k
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_Clkdiv_10hz/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FndController/U_Clkdiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.599        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.599        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.138ns (26.123%)  route 3.218ns (73.877%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y22         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Clkdiv_10hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.464    U_Clkdiv_10hz/counter[17]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Clkdiv_10hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     7.024    U_Clkdiv_10hz/counter[26]_i_8_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_Clkdiv_10hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.423     7.572    U_Clkdiv_10hz/counter[26]_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.304     8.000    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.250     9.374    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.498 r  U_Clkdiv_10hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.498    U_Clkdiv_10hz/counter_0[25]
    SLICE_X62Y24         FDCE                                         r  U_Clkdiv_10hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clkdiv_10hz/counter_reg[25]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    U_Clkdiv_10hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.164ns (26.561%)  route 3.218ns (73.439%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y22         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Clkdiv_10hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.464    U_Clkdiv_10hz/counter[17]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Clkdiv_10hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     7.024    U_Clkdiv_10hz/counter[26]_i_8_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_Clkdiv_10hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.423     7.572    U_Clkdiv_10hz/counter[26]_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.304     8.000    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.250     9.374    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.524 r  U_Clkdiv_10hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.524    U_Clkdiv_10hz/counter_0[26]
    SLICE_X62Y24         FDCE                                         r  U_Clkdiv_10hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X62Y24         FDCE                                         r  U_Clkdiv_10hz/counter_reg[26]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    U_Clkdiv_10hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.138ns (27.023%)  route 3.073ns (72.977%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y22         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Clkdiv_10hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.464    U_Clkdiv_10hz/counter[17]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Clkdiv_10hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     7.024    U_Clkdiv_10hz/counter[26]_i_8_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_Clkdiv_10hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.423     7.572    U_Clkdiv_10hz/counter[26]_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.304     8.000    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.105     9.229    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.353 r  U_Clkdiv_10hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.353    U_Clkdiv_10hz/counter_0[22]
    SLICE_X60Y23         FDCE                                         r  U_Clkdiv_10hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503    14.844    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y23         FDCE                                         r  U_Clkdiv_10hz/counter_reg[22]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.081    15.164    U_Clkdiv_10hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.164ns (27.471%)  route 3.073ns (72.529%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y22         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Clkdiv_10hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.464    U_Clkdiv_10hz/counter[17]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Clkdiv_10hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     7.024    U_Clkdiv_10hz/counter[26]_i_8_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_Clkdiv_10hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.423     7.572    U_Clkdiv_10hz/counter[26]_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.304     8.000    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.105     9.229    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.150     9.379 r  U_Clkdiv_10hz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.379    U_Clkdiv_10hz/counter_0[24]
    SLICE_X60Y23         FDCE                                         r  U_Clkdiv_10hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.503    14.844    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y23         FDCE                                         r  U_Clkdiv_10hz/counter_reg[24]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.118    15.201    U_Clkdiv_10hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.145ns (27.617%)  route 3.001ns (72.383%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.553     5.074    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y26         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.478     5.552 r  U_FndController/U_Clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.445    U_FndController/U_Clkdiv/counter_reg_n_0_[12]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.295     6.740 r  U_FndController/U_Clkdiv/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.022    U_FndController/U_Clkdiv/counter[16]_i_5_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.146 r  U_FndController/U_Clkdiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.637     7.783    U_FndController/U_Clkdiv/counter[16]_i_4_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  U_FndController/U_Clkdiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.189     9.096    U_FndController/U_Clkdiv/counter[16]_i_2_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.220 r  U_FndController/U_Clkdiv/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.220    U_FndController/U_Clkdiv/counter[13]
    SLICE_X54Y27         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.438    14.779    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y27         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y27         FDCE (Setup_fdce_C_D)        0.077    15.095    U_FndController/U_Clkdiv/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.145ns (28.089%)  route 2.931ns (71.911%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.553     5.074    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y26         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.478     5.552 f  U_FndController/U_Clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.445    U_FndController/U_Clkdiv/counter_reg_n_0_[12]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.295     6.740 f  U_FndController/U_Clkdiv/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.022    U_FndController/U_Clkdiv/counter[16]_i_5_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.146 f  U_FndController/U_Clkdiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.637     7.783    U_FndController/U_Clkdiv/counter[16]_i_4_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.907 f  U_FndController/U_Clkdiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.119     9.027    U_FndController/U_Clkdiv/counter[16]_i_2_n_0
    SLICE_X57Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.151 r  U_FndController/U_Clkdiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     9.151    U_FndController/U_Clkdiv/r_tick_i_1__0_n_0
    SLICE_X57Y28         FDRE                                         r  U_FndController/U_Clkdiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X57Y28         FDRE                                         r  U_FndController/U_Clkdiv/r_tick_reg/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)        0.029    15.036    U_FndController/U_Clkdiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.167ns (27.999%)  route 3.001ns (72.001%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.553     5.074    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y26         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.478     5.552 r  U_FndController/U_Clkdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.893     6.445    U_FndController/U_Clkdiv/counter_reg_n_0_[12]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.295     6.740 r  U_FndController/U_Clkdiv/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.022    U_FndController/U_Clkdiv/counter[16]_i_5_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.146 r  U_FndController/U_Clkdiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.637     7.783    U_FndController/U_Clkdiv/counter[16]_i_4_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.907 r  U_FndController/U_Clkdiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.189     9.096    U_FndController/U_Clkdiv/counter[16]_i_2_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I0_O)        0.146     9.242 r  U_FndController/U_Clkdiv/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.242    U_FndController/U_Clkdiv/counter[15]
    SLICE_X54Y27         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.438    14.779    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y27         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[15]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y27         FDCE (Setup_fdce_C_D)        0.118    15.136    U_FndController/U_Clkdiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.138ns (27.586%)  route 2.987ns (72.414%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y22         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Clkdiv_10hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.464    U_Clkdiv_10hz/counter[17]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Clkdiv_10hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     7.024    U_Clkdiv_10hz/counter[26]_i_8_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_Clkdiv_10hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.423     7.572    U_Clkdiv_10hz/counter[26]_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.304     8.000    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.019     9.143    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.267 r  U_Clkdiv_10hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.267    U_Clkdiv_10hz/counter_0[3]
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.081    15.169    U_Clkdiv_10hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.138ns (27.660%)  route 2.976ns (72.340%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y22         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Clkdiv_10hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.464    U_Clkdiv_10hz/counter[17]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Clkdiv_10hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     7.024    U_Clkdiv_10hz/counter[26]_i_8_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_Clkdiv_10hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.423     7.572    U_Clkdiv_10hz/counter[26]_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.304     8.000    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.008     9.132    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  U_Clkdiv_10hz/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.256    U_Clkdiv_10hz/counter_0[1]
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.165    U_Clkdiv_10hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 U_Clkdiv_10hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.131ns (27.463%)  route 2.987ns (72.537%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y22         FDCE                                         r  U_Clkdiv_10hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_Clkdiv_10hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.805     6.464    U_Clkdiv_10hz/counter[17]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Clkdiv_10hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.436     7.024    U_Clkdiv_10hz/counter[26]_i_8_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.148 r  U_Clkdiv_10hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.423     7.572    U_Clkdiv_10hz/counter[26]_i_7_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  U_Clkdiv_10hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.304     8.000    U_Clkdiv_10hz/counter[26]_i_3_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.124 r  U_Clkdiv_10hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.019     9.143    U_Clkdiv_10hz/counter[26]_i_2_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.117     9.260 r  U_Clkdiv_10hz/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.260    U_Clkdiv_10hz/counter_0[4]
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.206    U_Clkdiv_10hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_FndController/U_Clkdiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.558     1.441    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X57Y28         FDRE                                         r  U_FndController/U_Clkdiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_FndController/U_Clkdiv/r_tick_reg/Q
                         net (fo=3, routed)           0.168     1.750    U_FndController/U_Clkdiv/CLK
    SLICE_X57Y28         LUT3 (Prop_lut3_I2_O)        0.045     1.795 r  U_FndController/U_Clkdiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    U_FndController/U_Clkdiv/r_tick_i_1__0_n_0
    SLICE_X57Y28         FDRE                                         r  U_FndController/U_Clkdiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.825     1.952    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X57Y28         FDRE                                         r  U_FndController/U_Clkdiv/r_tick_reg/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.091     1.532    U_FndController/U_Clkdiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.464    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X61Y25         FDRE                                         r  U_Clkdiv_10hz/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_Clkdiv_10hz/r_tick_reg/Q
                         net (fo=15, routed)          0.195     1.800    U_Clkdiv_10hz/CLK
    SLICE_X61Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  U_Clkdiv_10hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_Clkdiv_10hz/r_tick_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  U_Clkdiv_10hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.848     1.975    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X61Y25         FDRE                                         r  U_Clkdiv_10hz/r_tick_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.091     1.555    U_Clkdiv_10hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.991%)  route 0.245ns (54.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.587     1.470    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 f  U_Clkdiv_10hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.245     1.880    U_Clkdiv_10hz/counter[0]
    SLICE_X60Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  U_Clkdiv_10hz/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.925    U_Clkdiv_10hz/counter_0[0]
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.855     1.982    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[0]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.591    U_Clkdiv_10hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.258ns (49.827%)  route 0.260ns (50.173%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y25         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  U_FndController/U_Clkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.148     1.748    U_FndController/U_Clkdiv/counter_reg_n_0_[5]
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  U_FndController/U_Clkdiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.112     1.905    U_FndController/U_Clkdiv/counter[16]_i_2_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I0_O)        0.049     1.954 r  U_FndController/U_Clkdiv/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.954    U_FndController/U_Clkdiv/counter[4]
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[4]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X54Y24         FDCE (Hold_fdce_C_D)         0.131     1.601    U_FndController/U_Clkdiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.254ns (49.436%)  route 0.260ns (50.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y25         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  U_FndController/U_Clkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.148     1.748    U_FndController/U_Clkdiv/counter_reg_n_0_[5]
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  U_FndController/U_Clkdiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.112     1.905    U_FndController/U_Clkdiv/counter[16]_i_2_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.950 r  U_FndController/U_Clkdiv/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.950    U_FndController/U_Clkdiv/counter[2]
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X54Y24         FDCE (Hold_fdce_C_D)         0.121     1.591    U_FndController/U_Clkdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.254ns (39.150%)  route 0.395ns (60.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y25         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  U_FndController/U_Clkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.148     1.748    U_FndController/U_Clkdiv/counter_reg_n_0_[5]
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  U_FndController/U_Clkdiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.247     2.040    U_FndController/U_Clkdiv/counter[16]_i_2_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.085 r  U_FndController/U_Clkdiv/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.085    U_FndController/U_Clkdiv/counter[3]
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[3]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X54Y24         FDCE (Hold_fdce_C_D)         0.131     1.601    U_FndController/U_Clkdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y26         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_FndController/U_Clkdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.661    U_FndController/U_Clkdiv/counter_reg_n_0_[11]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.772 r  U_FndController/U_Clkdiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.938    U_FndController/U_Clkdiv/counter0_carry__1_n_5
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.108     2.046 r  U_FndController/U_Clkdiv/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.046    U_FndController/U_Clkdiv/counter[11]
    SLICE_X54Y26         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y26         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[11]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.121     1.558    U_FndController/U_Clkdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y20         FDCE                                         r  U_Clkdiv_10hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_Clkdiv_10hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.692    U_Clkdiv_10hz/counter[11]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  U_Clkdiv_10hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.969    U_Clkdiv_10hz/data0[11]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.077 r  U_Clkdiv_10hz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.077    U_Clkdiv_10hz/counter_0[11]
    SLICE_X60Y20         FDCE                                         r  U_Clkdiv_10hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y20         FDCE                                         r  U_Clkdiv_10hz/counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.589    U_Clkdiv_10hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_Clkdiv_10hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clkdiv_10hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.587     1.470    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U_Clkdiv_10hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.060     1.694    U_Clkdiv_10hz/counter[3]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.805 r  U_Clkdiv_10hz/counter0_carry/O[2]
                         net (fo=1, routed)           0.166     1.971    U_Clkdiv_10hz/data0[3]
    SLICE_X60Y18         LUT2 (Prop_lut2_I1_O)        0.108     2.079 r  U_Clkdiv_10hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.079    U_Clkdiv_10hz/counter_0[3]
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.855     1.982    U_Clkdiv_10hz/r_tick_reg_0
    SLICE_X60Y18         FDCE                                         r  U_Clkdiv_10hz/counter_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.591    U_Clkdiv_10hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 U_FndController/U_Clkdiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Clkdiv/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.254ns (39.150%)  route 0.395ns (60.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y25         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  U_FndController/U_Clkdiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.148     1.748    U_FndController/U_Clkdiv/counter_reg_n_0_[5]
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  U_FndController/U_Clkdiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.247     2.040    U_FndController/U_Clkdiv/counter[16]_i_2_n_0
    SLICE_X54Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.085 r  U_FndController/U_Clkdiv/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.085    U_FndController/U_Clkdiv/counter[1]
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    U_FndController/U_Clkdiv/counter_reg[16]_0
    SLICE_X54Y24         FDCE                                         r  U_FndController/U_Clkdiv/counter_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X54Y24         FDCE (Hold_fdce_C_D)         0.121     1.591    U_FndController/U_Clkdiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   U_Clkdiv_10hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   U_Clkdiv_10hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   U_Clkdiv_10hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   U_Clkdiv_10hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   U_Clkdiv_10hz/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Clkdiv_10hz/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Clkdiv_10hz/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Clkdiv_10hz/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Clkdiv_10hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Clkdiv_10hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Clkdiv_10hz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Clkdiv_10hz/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_Clkdiv_10hz/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   U_Clkdiv_10hz/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   U_Clkdiv_10hz/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U_Clkdiv_10hz/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Clkdiv_10hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Clkdiv_10hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Clkdiv_10hz/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   U_Clkdiv_10hz/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clkdiv_10hz/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_Clkdiv_10hz/counter_reg[26]/C



