

================================================================
== Vivado HLS Report for 'sub3'
================================================================
* Date:           Wed Jul  6 21:39:24 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        sub3
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.80|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 2.80ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i74* %io_resp_V), !map !7

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i160* %io_cmd_V), !map !29

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @sub3_str) nounwind

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i74* %io_resp_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i160* %io_cmd_V, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp1 [1/1] 0.00ns
:6  %tmp1 = call i160 @_ssdm_op_Read.ap_hs.volatile.i160P(i160* %io_cmd_V)

ST_1: tmp_rd_V [1/1] 0.00ns
:7  %tmp_rd_V = call i5 @_ssdm_op_PartSelect.i5.i160.i32.i32(i160 %tmp1, i32 20, i32 24)

ST_1: a_V [1/1] 0.00ns
:8  %a_V = call i64 @_ssdm_op_PartSelect.i64.i160.i32.i32(i160 %tmp1, i32 32, i32 95)

ST_1: tmp_2 [1/1] 0.00ns
:9  %tmp_2 = call i63 @_ssdm_op_PartSelect.i63.i160.i32.i32(i160 %tmp1, i32 96, i32 158)

ST_1: tmp [1/1] 0.00ns
:10  %tmp = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_2, i1 false)

ST_1: a_V_2 [1/1] 2.80ns
:11  %a_V_2 = add i64 %tmp, %a_V

ST_1: tmp_1 [1/1] 0.00ns
:12  %tmp_1 = call i74 @_ssdm_op_BitConcatenate.i74.i64.i5.i5(i64 %a_V_2, i5 %tmp_rd_V, i5 0)

ST_1: stg_15 [1/1] 0.00ns
:13  call void @_ssdm_op_Write.ap_hs.volatile.i74P(i74* %io_resp_V, i74 %tmp_1)

ST_1: stg_16 [1/1] 0.00ns
:14  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ io_cmd_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f7a272e66f0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ io_resp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f7a271c8f10; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2    (specbitsmap   ) [ 00]
stg_3    (specbitsmap   ) [ 00]
stg_4    (spectopmodule ) [ 00]
stg_5    (specinterface ) [ 00]
stg_6    (specinterface ) [ 00]
stg_7    (specinterface ) [ 00]
tmp1     (read          ) [ 00]
tmp_rd_V (partselect    ) [ 00]
a_V      (partselect    ) [ 00]
tmp_2    (partselect    ) [ 00]
tmp      (bitconcatenate) [ 00]
a_V_2    (add           ) [ 00]
tmp_1    (bitconcatenate) [ 00]
stg_15   (write         ) [ 00]
stg_16   (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="io_cmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="io_cmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="io_resp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="io_resp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub3_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.volatile.i160P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i74.i64.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.i74P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="160" slack="0"/>
<pin id="52" dir="0" index="1" bw="160" slack="0"/>
<pin id="53" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="stg_15_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="74" slack="0"/>
<pin id="59" dir="0" index="2" bw="74" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_15/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_rd_V_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="0"/>
<pin id="65" dir="0" index="1" bw="160" slack="0"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="0" index="3" bw="6" slack="0"/>
<pin id="68" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_rd_V/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="a_V_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="160" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="0" index="3" bw="8" slack="0"/>
<pin id="78" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="63" slack="0"/>
<pin id="85" dir="0" index="1" bw="160" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="0" index="3" bw="9" slack="0"/>
<pin id="88" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="63" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="a_V_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="74" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="1" slack="0"/>
<pin id="112" dir="1" index="4" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="50" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="50" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="50" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="83" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="73" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="101" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="63" pin="4"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="117"><net_src comp="107" pin="4"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: io_resp_V | {1 }
  - Chain level:
	State 1
		tmp : 1
		a_V_2 : 2
		tmp_1 : 3
		stg_15 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |    a_V_2_fu_101    |    0    |    64   |
|----------|--------------------|---------|---------|
|   read   |   tmp1_read_fu_50  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_15_write_fu_56 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   tmp_rd_V_fu_63   |    0    |    0    |
|partselect|      a_V_fu_73     |    0    |    0    |
|          |     tmp_2_fu_83    |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|      tmp_fu_93     |    0    |    0    |
|          |    tmp_1_fu_107    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    64   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   64   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   64   |
+-----------+--------+--------+
