Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 30 11:30:38 2024
| Host         : alv-debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          15          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.492      -47.518                     48                 1688        0.118        0.000                      0                 1688        4.020        0.000                       0                  1142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -2.492      -47.518                     48                 1688        0.118        0.000                      0                 1688        4.020        0.000                       0                  1142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           48  Failing Endpoints,  Worst Slack       -2.492ns,  Total Violation      -47.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 6.171ns (49.120%)  route 6.392ns (50.880%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.650 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[1]
                         net (fo=1, routed)           0.427    15.077    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_6
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.306    15.383 r  rstSynchronizer/fsm.bordeYCnt[2]_i_7/O
                         net (fo=1, routed)           0.000    15.383    rstSynchronizer/fsm.bordeYCnt[2]_i_7_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.633 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[2]
                         net (fo=6, routed)           0.879    16.512    rstSynchronizer_n_82
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.301    16.813 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=7, routed)           0.473    17.286    bordeYCnt[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I3_O)        0.124    17.410 r  colorTablero[9]_i_2/O
                         net (fo=2, routed)           0.282    17.692    colorTablero[9]_i_2_n_0
    SLICE_X6Y118         LUT4 (Prop_lut4_I1_O)        0.124    17.816 r  colorTablero[5]_i_1/O
                         net (fo=1, routed)           0.000    17.816    colorTablero[5]
    SLICE_X6Y118         FDRE                                         r  colorTablero_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.672    15.013    clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  colorTablero_reg[5]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)        0.079    15.324    colorTablero_reg[5]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -17.816    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.457ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.478ns  (logic 6.401ns (51.298%)  route 6.077ns (48.702%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.998 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.317    15.315    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.301    15.616 r  rstSynchronizer/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    15.616    rstSynchronizer/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.871 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[3]
                         net (fo=6, routed)           0.702    16.572    rstSynchronizer_n_81
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.307    16.879 f  colorTablero[9]_i_3_replica/O
                         net (fo=5, routed)           0.728    17.607    colorTablero[9]_i_3_n_0_repN
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.124    17.731 r  colorTablero[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.731    colorTablero[2]
    SLICE_X5Y118         FDRE                                         r  colorTablero_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.672    15.013    clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  colorTablero_reg[2]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)        0.029    15.274    colorTablero_reg[2]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                 -2.457    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.556ns  (logic 6.164ns (49.092%)  route 6.392ns (50.908%))
  Logic Levels:           17  (CARRY4=9 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.650 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[1]
                         net (fo=1, routed)           0.427    15.077    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_6
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.306    15.383 r  rstSynchronizer/fsm.bordeYCnt[2]_i_7/O
                         net (fo=1, routed)           0.000    15.383    rstSynchronizer/fsm.bordeYCnt[2]_i_7_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.633 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[2]
                         net (fo=6, routed)           0.879    16.512    rstSynchronizer_n_82
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.301    16.813 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=7, routed)           0.473    17.286    bordeYCnt[0]
    SLICE_X6Y118         LUT5 (Prop_lut5_I3_O)        0.124    17.410 f  colorTablero[9]_i_2/O
                         net (fo=2, routed)           0.282    17.692    colorTablero[9]_i_2_n_0
    SLICE_X6Y118         LUT4 (Prop_lut4_I3_O)        0.117    17.809 r  colorTablero[0]_i_1/O
                         net (fo=1, routed)           0.000    17.809    colorTablero[0]
    SLICE_X6Y118         FDRE                                         r  colorTablero_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.672    15.013    clk_IBUF_BUFG
    SLICE_X6Y118         FDRE                                         r  colorTablero_reg[0]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y118         FDRE (Setup_fdre_C_D)        0.118    15.363    colorTablero_reg[0]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -17.809    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.443ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.bordeYCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.303ns  (logic 5.923ns (48.143%)  route 6.380ns (51.857%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.650 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[1]
                         net (fo=1, routed)           0.427    15.077    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_6
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.306    15.383 r  rstSynchronizer/fsm.bordeYCnt[2]_i_7/O
                         net (fo=1, routed)           0.000    15.383    rstSynchronizer/fsm.bordeYCnt[2]_i_7_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.633 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[2]
                         net (fo=6, routed)           0.879    16.512    rstSynchronizer_n_82
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.301    16.813 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=7, routed)           0.743    17.556    bordeYCnt[0]
    SLICE_X11Y115        FDRE                                         r  fsm.bordeYCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.609    14.950    clk_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  fsm.bordeYCnt_reg[0]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)       -0.069    15.113    fsm.bordeYCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -17.556    
  -------------------------------------------------------------------
                         slack                                 -2.443    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 6.401ns (51.783%)  route 5.960ns (48.217%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.998 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.317    15.315    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.301    15.616 r  rstSynchronizer/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    15.616    rstSynchronizer/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.871 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[3]
                         net (fo=6, routed)           0.702    16.572    rstSynchronizer_n_81
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.307    16.879 f  colorTablero[9]_i_3_replica/O
                         net (fo=5, routed)           0.611    17.490    colorTablero[9]_i_3_n_0_repN
    SLICE_X5Y118         LUT6 (Prop_lut6_I3_O)        0.124    17.614 r  colorTablero[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.614    colorTablero[6]
    SLICE_X5Y118         FDRE                                         r  colorTablero_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.672    15.013    clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  colorTablero_reg[6]/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y118         FDRE (Setup_fdre_C_D)        0.031    15.276    colorTablero_reg[6]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -17.614    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.357ns  (logic 6.401ns (51.802%)  route 5.956ns (48.198%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.998 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.317    15.315    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.301    15.616 r  rstSynchronizer/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    15.616    rstSynchronizer/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.871 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[3]
                         net (fo=6, routed)           0.702    16.572    rstSynchronizer_n_81
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.307    16.879 r  colorTablero[9]_i_3_replica/O
                         net (fo=5, routed)           0.607    17.486    colorTablero[9]_i_3_n_0_repN
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    17.610 r  colorTablero[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.610    colorTablero[4]
    SLICE_X6Y119         FDRE                                         r  colorTablero_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.671    15.012    clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  colorTablero_reg[4]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y119         FDRE (Setup_fdre_C_D)        0.081    15.325    colorTablero_reg[4]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.195ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.bordeYCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.097ns  (logic 6.128ns (50.659%)  route 5.969ns (49.341%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.734     5.255    clk_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  fsm.bordeYCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  fsm.bordeYCnt_reg[0]/Q
                         net (fo=43, routed)          0.411     6.123    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[0]
    SLICE_X9Y116         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     6.707 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.435    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.737 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.201    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.727 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.727    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.061 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.981    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.284 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.790    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.310 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.310    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.633 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.279    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.585 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.922    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.326 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.326    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.649 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.105    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.411 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.411    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.989 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.317    15.306    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.301    15.607 r  rstSynchronizer/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    15.607    rstSynchronizer/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.862 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[3]
                         net (fo=6, routed)           0.623    16.484    rstSynchronizer_n_81
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.307    16.791 r  fsm.bordeYCnt[1]_i_1/O
                         net (fo=1, routed)           0.561    17.352    fsm.bordeYCnt[1]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.608    14.949    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
                         clock pessimism              0.267    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.024    15.157    fsm.bordeYCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -17.352    
  -------------------------------------------------------------------
                         slack                                 -2.195    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 6.401ns (52.365%)  route 5.823ns (47.635%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.998 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[2]
                         net (fo=1, routed)           0.317    15.315    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_5
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.301    15.616 r  rstSynchronizer/fsm.bordeYCnt[2]_i_6/O
                         net (fo=1, routed)           0.000    15.616    rstSynchronizer/fsm.bordeYCnt[2]_i_6_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.871 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[3]
                         net (fo=6, routed)           0.702    16.572    rstSynchronizer_n_81
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.307    16.879 r  colorTablero[9]_i_3_replica/O
                         net (fo=5, routed)           0.474    17.353    colorTablero[9]_i_3_n_0_repN
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    17.477 r  colorTablero[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.477    colorTablero[9]
    SLICE_X6Y119         FDRE                                         r  colorTablero_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.671    15.012    clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  colorTablero_reg[9]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y119         FDRE (Setup_fdre_C_D)        0.077    15.321    colorTablero_reg[9]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        12.142ns  (logic 6.047ns (49.801%)  route 6.095ns (50.199%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.650 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[1]
                         net (fo=1, routed)           0.427    15.077    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_6
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.306    15.383 r  rstSynchronizer/fsm.bordeYCnt[2]_i_7/O
                         net (fo=1, routed)           0.000    15.383    rstSynchronizer/fsm.bordeYCnt[2]_i_7_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.633 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[2]
                         net (fo=6, routed)           0.879    16.512    rstSynchronizer_n_82
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.301    16.813 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=7, routed)           0.458    17.272    bordeYCnt[0]
    SLICE_X6Y119         LUT6 (Prop_lut6_I4_O)        0.124    17.396 r  colorTablero[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.396    colorTablero[1]
    SLICE_X6Y119         FDRE                                         r  colorTablero_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.671    15.012    clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  colorTablero_reg[1]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y119         FDRE (Setup_fdre_C_D)        0.079    15.323    colorTablero_reg[1]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -2.055ns  (required time - arrival time)
  Source:                 fsm.bordeYCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.i_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 5.923ns (50.021%)  route 5.918ns (49.979%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT3=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.732     5.253    clk_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  fsm.bordeYCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  fsm.bordeYCnt_reg[1]/Q
                         net (fo=4, routed)           0.273     6.045    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_107_0[1]
    SLICE_X9Y116         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.716 f  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_4/O[2]
                         net (fo=45, routed)          0.728     7.444    rstSynchronizer/bordeYCnt1[3]
    SLICE_X15Y116        LUT2 (Prop_lut2_I0_O)        0.302     7.746 r  rstSynchronizer/fsm.bordeYCnt[2]_i_89_replica/O
                         net (fo=1, routed)           0.464     8.210    rstSynchronizer/fsm.bordeYCnt[2]_i_89_n_0_repN
    SLICE_X13Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.736 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.736    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_156_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.070 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133/O[1]
                         net (fo=3, routed)           0.920     9.990    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_133_n_6
    SLICE_X9Y117         LUT3 (Prop_lut3_I1_O)        0.303    10.293 r  rstSynchronizer/fsm.bordeYCnt[2]_i_81/O
                         net (fo=1, routed)           0.507    10.799    rstSynchronizer/fsm.bordeYCnt[2]_i_81_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.319 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.319    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_41_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.642 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39/O[1]
                         net (fo=3, routed)           0.646    12.288    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_39_n_6
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.306    12.594 r  rstSynchronizer/fsm.bordeYCnt[2]_i_17/O
                         net (fo=1, routed)           0.337    12.931    rstSynchronizer/fsm.bordeYCnt[2]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.335 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.335    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_11_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.658 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12/O[1]
                         net (fo=2, routed)           0.456    14.114    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_12_n_6
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.306    14.420 r  rstSynchronizer/fsm.bordeYCnt[2]_i_14/O
                         net (fo=1, routed)           0.000    14.420    rstSynchronizer/fsm.bordeYCnt[2]_i_14_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.650 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10/O[1]
                         net (fo=1, routed)           0.427    15.077    rstSynchronizer/fsm.bordeYCnt_reg[2]_i_10_n_6
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.306    15.383 r  rstSynchronizer/fsm.bordeYCnt[2]_i_7/O
                         net (fo=1, routed)           0.000    15.383    rstSynchronizer/fsm.bordeYCnt[2]_i_7_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.633 r  rstSynchronizer/fsm.bordeYCnt_reg[2]_i_2/O[2]
                         net (fo=6, routed)           0.817    16.450    rstSynchronizer/fsm.bordeYCnt_reg[0][2]
    SLICE_X6Y120         LUT6 (Prop_lut6_I1_O)        0.301    16.751 r  rstSynchronizer/fsm.i[3]__0_i_1/O
                         net (fo=5, routed)           0.343    17.094    i
    SLICE_X5Y119         FDRE                                         r  fsm.i_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.671    15.012    clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  fsm.i_reg[0]__0/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.039    fsm.i_reg[0]__0
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -17.094    
  -------------------------------------------------------------------
                         slack                                 -2.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.646     1.530    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y143        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDSE (Prop_fdse_C_Q)         0.141     1.671 r  ps2KeyboardInterface/ps2DataShf_reg[2]/Q
                         net (fo=3, routed)           0.066     1.737    ps2KeyboardInterface/ps2DataShf_reg_n_0_[2]
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.921     2.049    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[1]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X10Y143        FDRE (Hold_fdre_C_D)         0.076     1.619    ps2KeyboardInterface/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.673     1.557    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.116     1.814    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg_n_0_[0]
    SLICE_X6Y143         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.948     2.076    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X6Y143         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
                         clock pessimism             -0.502     1.574    
    SLICE_X6Y143         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.691    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.673     1.557    codecInterface/clk_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  codecInterface/outSampleShifter.sample_reg[11]/Q
                         net (fo=1, routed)           0.087     1.785    codecInterface/outSampleShifter.sample_reg_n_0_[11]
    SLICE_X6Y109         LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  codecInterface/outSampleShifter.sample[12]_i_1/O
                         net (fo=1, routed)           0.000     1.830    codecInterface/p_2_in[12]
    SLICE_X6Y109         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.947     2.075    codecInterface/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[12]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120     1.690    codecInterface/outSampleShifter.sample_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.644     1.528    soundGen/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  soundGen/y_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  soundGen/y_reg[1][7]/Q
                         net (fo=1, routed)           0.139     1.808    soundGen/y_reg[1]__0[7]
    SLICE_X8Y111         FDRE                                         r  soundGen/y_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.919     2.047    soundGen/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  soundGen/y_reg[2][7]/C
                         clock pessimism             -0.506     1.541    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.086     1.627    soundGen/y_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.646     1.530    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y143        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDSE (Prop_fdse_C_Q)         0.128     1.658 r  ps2KeyboardInterface/ps2DataShf_reg[5]/Q
                         net (fo=3, routed)           0.073     1.731    ps2KeyboardInterface/p_4_in
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.921     2.049    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[4]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X10Y143        FDRE (Hold_fdre_C_D)         0.007     1.550    ps2KeyboardInterface/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.519%)  route 0.138ns (49.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.644     1.528    soundGen/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  soundGen/y_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  soundGen/y_reg[1][8]/Q
                         net (fo=1, routed)           0.138     1.807    soundGen/y_reg[1]__0[8]
    SLICE_X8Y111         FDRE                                         r  soundGen/y_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.919     2.047    soundGen/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  soundGen/y_reg[2][8]/C
                         clock pessimism             -0.506     1.541    
    SLICE_X8Y111         FDRE (Hold_fdre_C_D)         0.083     1.624    soundGen/y_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.726%)  route 0.137ns (49.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.646     1.530    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y143        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDSE (Prop_fdse_C_Q)         0.141     1.671 r  ps2KeyboardInterface/ps2DataShf_reg[3]/Q
                         net (fo=3, routed)           0.137     1.808    ps2KeyboardInterface/p_6_in
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.921     2.049    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[2]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X10Y143        FDRE (Hold_fdre_C_D)         0.076     1.619    ps2KeyboardInterface/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.646     1.530    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y143        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDSE (Prop_fdse_C_Q)         0.128     1.658 r  ps2KeyboardInterface/ps2DataShf_reg[4]/Q
                         net (fo=3, routed)           0.090     1.747    ps2KeyboardInterface/p_5_in
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.921     2.049    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y143        FDRE                                         r  ps2KeyboardInterface/data_reg[3]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X10Y143        FDRE (Hold_fdre_C_D)         0.010     1.553    ps2KeyboardInterface/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 LPos4_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPos1_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.661     1.545    clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  LPos4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  LPos4_reg/Q
                         net (fo=5, routed)           0.119     1.805    generaPieza/LPos4
    SLICE_X5Y124         LUT5 (Prop_lut5_I2_O)        0.045     1.850 r  generaPieza/LPos1_i_1/O
                         net (fo=1, routed)           0.000     1.850    generaPieza_n_65
    SLICE_X5Y124         FDRE                                         r  LPos1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.932     2.060    clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  LPos1_reg/C
                         clock pessimism             -0.502     1.558    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.091     1.649    LPos1_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 TPos3_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TPos4_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.661     1.545    clk_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  TPos3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  TPos3_reg/Q
                         net (fo=17, routed)          0.168     1.854    TPos3_reg_n_0
    SLICE_X5Y123         FDRE                                         r  TPos4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.933     2.061    clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  TPos4_reg/C
                         clock pessimism             -0.482     1.579    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.070     1.649    TPos4_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y125   LInvPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y125   LInvPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y123   LInvPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y125   LInvPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y124   LPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y125   LPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y123   LPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y124   LPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y121   LinPos1_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y143   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y143   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y125   LInvPos1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y125   LInvPos1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y123   LInvPos3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y123   LInvPos3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos4_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos4_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y143   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y143   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y125   LInvPos1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y125   LInvPos1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y123   LInvPos3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y123   LInvPos3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos4_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y125   LInvPos4_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 4.168ns (46.504%)  route 4.794ns (53.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y110        FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_fdre_C_Q)         0.478     5.737 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           4.794    10.532    RGB_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.690    14.221 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.221    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 4.157ns (46.485%)  route 4.786ns (53.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.478     5.737 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           4.786    10.524    RGB_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.679    14.203 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.203    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 4.170ns (47.300%)  route 4.646ns (52.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.478     5.737 r  screenInteface/RGB_reg[4]/Q
                         net (fo=1, routed)           4.646    10.383    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.692    14.075 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.075    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.482ns  (logic 4.179ns (49.271%)  route 4.303ns (50.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.478     5.737 r  screenInteface/RGB_reg[6]/Q
                         net (fo=1, routed)           4.303    10.040    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.701    13.741 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.741    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.042ns (47.734%)  route 4.426ns (52.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           4.426    10.203    RGB_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.727 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.727    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.023ns (47.516%)  route 4.444ns (52.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  screenInteface/RGB_reg[5]/Q
                         net (fo=1, routed)           4.444    10.221    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.727 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.727    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.171ns (49.349%)  route 4.281ns (50.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.478     5.737 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           4.281    10.019    RGB_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.693    13.712 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.712    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.346ns  (logic 4.124ns (49.419%)  route 4.221ns (50.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.419     5.678 r  screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           4.221     9.900    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.705    13.605 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.605    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.042ns (48.475%)  route 4.296ns (51.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.518     5.777 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           4.296    10.073    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.597 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.597    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 3.959ns (49.548%)  route 4.032ns (50.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.738     5.259    screenInteface/clk_IBUF_BUFG
    SLICE_X15Y110        FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y110        FDRE (Prop_fdre_C_Q)         0.456     5.715 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           4.032     9.747    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    13.250 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    13.250    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.410ns (79.857%)  route 0.356ns (20.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.356     2.049    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.311 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.311    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.407ns (77.235%)  route 0.415ns (22.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.415     2.088    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.367 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.367    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.414ns (77.574%)  route 0.409ns (22.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.148     1.694 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.409     2.102    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     3.368 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.368    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.387ns (74.704%)  route 0.470ns (25.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.470     2.143    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.402 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.402    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.368ns (73.580%)  route 0.491ns (26.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.671     1.555    codecInterface/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.491     2.210    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.414 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.414    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.362ns (71.339%)  route 0.547ns (28.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.547     2.234    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.455 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.455    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.345ns (69.312%)  route 0.596ns (30.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.596     2.282    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.486 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.486    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.361ns (54.854%)  route 1.120ns (45.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.645     1.529    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y109        FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           1.120     2.812    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.009 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.009    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.339ns (51.279%)  route 1.272ns (48.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.645     1.529    screenInteface/clk_IBUF_BUFG
    SLICE_X15Y109        FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.272     2.942    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.139 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.139    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.367ns (52.088%)  route 1.257ns (47.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.644     1.528    screenInteface/clk_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           1.257     2.926    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.151 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.151    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.951ns  (logic 1.454ns (29.366%)  route 3.497ns (70.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.497     4.951    rstSynchronizer/aux_reg[0]_0[0]
    SLICE_X1Y111         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.680     5.021    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.448ns (44.100%)  route 1.836ns (55.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.836     3.284    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X7Y141         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.681     5.022    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.966ns  (logic 1.452ns (48.957%)  route 1.514ns (51.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.966    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X2Y140         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        1.681     5.022    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y140         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.220ns (26.392%)  route 0.614ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           0.614     0.834    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X2Y140         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.949     2.077    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y140         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.217ns (23.275%)  route 0.714ns (76.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           0.714     0.931    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X7Y141         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.947     2.075    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X7Y141         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.222ns (14.108%)  route 1.351ns (85.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.573    rstSynchronizer/aux_reg[0]_0[0]
    SLICE_X1Y111         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1142, routed)        0.948     2.076    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





