NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v5.sv","mvau_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[393,0,3,"Module","Module"],[394,0,5,"<span class=\"Qualifier\">mvau_tb_v5.</span>&#8203;sv (testbench)","mvau_tb_v5.sv"],[395,0,3,"Signals","Signals"],[396,0,6,"aresetn","aresetn"],[397,0,6,"rready","rready"],[398,0,6,"wready","wready"],[399,0,6,"out_v","out_v"],[400,0,6,"out","out"],[401,0,6,"out_packed","out_packed"],[402,0,6,"in_v","in_v"],[403,0,6,"in_mat","in_mat"],[404,0,6,"in","in"],[405,0,6,"mvau_beh","mvau_beh"],[406,0,6,"test_count","test_count"],[407,0,6,"latency","latency"],[408,0,6,"sim_start","sim_start"],[409,0,6,"do_comp","do_comp"],[410,0,3,"Initial blocks","Initial_blocks"],[411,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[412,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[413,0,0,"CLK_GEN","CLK_GEN"],[414,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[415,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[416,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[417,0,2,"CALC_LATENCY","CALC_LATENCY"],[418,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[419,0,1,"Input Ready","Input_Ready"],[420,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[421,0,0,"Counters","Counters"],[422,0,0,"INP_GEN","INP_GEN"],[423,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[424,0,2,"INP_V_GEN","INP_V_GEN"]]);