\renewcommand{\baselinestretch}{1.5}
\chapter{VHDL and SystemVerilog implementation}
\label{App:VHDLandSV}

\inputminted{vhdl}{Appendices/clu.vhd}

Coucoucou


%%% Local Variables:
%%% mode: latex
%%% TeX-master: "../MScThesis"
%%% End:
