programmable nanowire circuits nanoprocessors 
nanoprocessor constructed intrinsically nanometre-scale building blocks essential component controlling memory nanosensors functions proposed nanosystems assembled bottom up1- important steps towards goal past fifteen years include realization simple logic gates individually assembled semiconductor nanowires carbon nanotubes14- devices fewer single function circuit recently logic circuits also demonstrated use two three elements one-dimensional memristor array9 although passive devices without gain difficult cascade circuits fall short requirements scalable multifunctional nanoprocessor1011 owing challenges materials assembly architecture nanoscale describe design fabrication use programmable scalable logic tiles nanoprocessors surmount hurdles tiles built programmable non-volatile nanowire transistor arrays ge/si core/shell nanowires12 coupled designed dielectric shells yielded single-nanowire non-volatile field-effect transistors fets uniform programmable threshold voltages capability drive cascaded elements developed architecture integrate programmable nanowire fets define logic tile consisting two interconnected arrays functional configurable fet nodes area similar mu m2 logic tile programmed operated first full adder maximal voltage gain ten input-output voltage matching showed logic tile can reprogrammed used demonstrate full-subtractor multiplexer demultiplexer clocked d-latch functions results represent significant advance complexity functionality nanoelectronic circuits built bottom tiled architecture cascaded realize fully integrated nanoprocessors computing memory addressing capabilities 
